

# BGM111 Blue Gecko *Bluetooth* ® Module Data Sheet



The Blue Gecko BGM111 is a Bluetooth<sup>®</sup> Module targeted for Bluetooth low energy applications where reliable RF, low-power consumption, and easy application development are key requirements. At +8 dBm TX power, BGM111 is ideal for applications requiring short and medium range Bluetooth connectivity.


The BGM111 integrates all of the necessary elements required for a Bluetooth application: Bluetooth low energy radio, a software stack, and GATT-based profiles, and it can also host end user applications, which means no external microcontroller is required in size, price or power constrained devices. The BGM111 Bluetooth Module also has highly flexible hardware interfaces to connect to different peripherals or sensors.

BGM111 can be used in a wide variety of applications:

- · IoT Sensors and End Devices
- · Commercial and Retail
- · Health and Wellness
- Industrial, Home and Building Automation
- · Smart Phone, Tablet and PC Accessories

#### **KEY FEATURES**

- · Bluetooth 4.2 Compliant
- · Integrated antenna
- TX power: up to +8 dBm
- RX sensitivity: down to -92 dBm
- · Range: up to 200 meters
- 32-bit ARM® Cortex®-M4 core at 40 MHz
- · Flash memory: 256 kB
- RAM: 32 kB
- Autonomous Hardware Crypto Accelerator and Random Number Generator
- · Integrated DC-DC Converter
- · Onboard Bluetooth stack



#### 1. Feature List

The BGM111 highlighted features are listed below.

#### · Low Power Wireless System-on-Chip.

- High Performance 32-bit 38.4 MHz ARM Cortex<sup>®</sup>-M4 with DSP instruction and floating-point unit for efficient signal processing
- 256 kB flash program memory
- · 32 kB RAM data memory
- · 2.4 GHz radio operation
- TX power up to +8 dBm

#### Low Energy Consumption

- · 8.7 mA RX current at 2.4 GHz
- 8.2 mA TX current @ 0 dBm output power at 2.4 GHz
- 63 µA/MHz in Active Mode (EM0)
- 2.5 µA EM2 DeepSleep current (full RAM retention and RTCC running from LFXO)
- 2.1 µA EM3 Stop current (State/RAM retention)
- Wake on Radio with signal strength detection, preamble pattern detection, frame detection and timeout

#### High Receiver Performance

-92 dBm sensitivity @ 1 Mbit/s GFSK (2.4 GHz)

#### Supported Protocols

Bluetooth<sup>®</sup>

#### Support for Internet Security

- · General Purpose CRC
- · Random Number Generator
- Hardware Cryptographic Acceleration for AES 128/256, SHA-1, SHA-2 (SHA-224 and SHA-256) and ECC

#### · Wide Selection of MCU peripherals

- 12-bit 1 Msps SAR Analog to Digital Converter (ADC)
- 2 × Analog Comparator (ACMP)
- · Digital to Analog Current Converter (IDAC)
- 25 pins connected to analog channels (APORT) shared between Analog Comparators, ADC, and IDAC
- 25 General Purpose I/O pins with output state retention and asynchronous interrupts
- 8 Channel DMA Controller
- 12 Channel Peripheral Reflex System (PRS)
- · 2×16-bit Timer/Counter
  - 3 + 4 Compare/Capture/PWM channels
- · 32-bit Real Time Counter and Calendar
- 16-bit Low Energy Timer for waveform generation
- 32-bit Ultra Low Energy Timer/Counter for periodic wake-up from any Energy Mode
- 16-bit Pulse Counter with asynchronous operation
- Watchdog Timer with dedicated RC oscillator @ 50nA
- 2×Universal Synchronous/Asynchronous Receiver/Transmitter (UART/SPI/SmartCard (ISO 7816)/IrDA/I<sup>2</sup>S)
- Low Energy UART (LEUART<sup>™</sup>)
- I<sup>2</sup>C interface with SMBus support and address recognition in EM3 Stop

#### · Wide Operating Range

- 1.85 V to 3.8 V single power supply
- 2.4 V to 3.8 V when using DC-DC
- · Integrated DC-DC
- -40 °C to +85 °C

#### Dimensions

• 12.9 x 15.00 x 2.2 mm

# 2. Ordering Information

Ordering Code	Protocol Stack	Frequency Band	Max TX Power (dBm)	Encryption	Flash (KB)	RAM (KB)	GPIO	Package
BGM111A256V2	Bluetooth Smart	2.4 GHz	+8	Full	256	32	25	100 pcs cut reel
BGM111A256V2R	Bluetooth Smart	2.4 GHz	+8	Full	256	32	25	1000 pcs reel
BGM111A256V21 <sup>2</sup>	Bluetooth Smart	2.4 GHz	+8	Full	256	32	25	100 pcs cut reel
BGM111A256V21R <sup>2</sup>	Bluetooth Smart	2.4 GHz	+8	Full	256	32	25	1000 pcs reel
SLWSTK6101C <sup>1</sup>								

- 1. Blue Gecko Bluetooth Smart Module Wireless Development Kit (WSTK) with BGM111 (with antenna) and BGM121 radio boards, expansion board and accessories.
- 2. The "V21" OPNs have the Bluetooth software 2.0.2 pre-installed and exposing BGAPI serial protocol (NCP) mode over UART interface as shown in the Power, Ground, Debug and Host UART reference schematic.

# **Table of Contents**

1.	Feature List	. 2
2.	Ordering Information	. 3
3.	System Overview	. 7
	3.1 Introduction	. 7
	3.2 Radio	. 7
	3.2.1 Antenna Interface	
	3.2.2 Wake on Radio	
	3.2.3 RFSENSE	
	3.2.4 Packet and State Trace	
	3.3 Power	
	3.3.1 Energy Management Unit (EMU)	
	3.3.2 DC-DC Converter	
	3.4 General Purpose Input/Output (GPIO)	
	3.5 Clocking	
	3.5.1 Clock Management Unit (CMU)	
	3.5.2 Internal Oscillators	
	3.6 Counters/Timers and PWM	.10
	3.6.1 Timer/Counter (TIMER)	.10
	3.6.2 Real Time Counter and Calendar (RTCC)	
	3.6.3 Low Energy Timer (LETIMER)	
	3.6.4 Ultra Low Power Wake-up Timer (CRYOTIMER)	
	3.6.6 Watchdog Timer (WDOG)	
	3.7 Communications and Other Digital Peripherals	
	3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)	
	3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)	
	3.7.3 Inter-Integrated Circuit Interface (I <sup>2</sup> C)	
	3.7.4 Peripheral Reflex System (PRS)	
	3.8 Security Features	.11
	3.8.1 GPCRC (General Purpose Cyclic Redundancy Check)	.11
	3.8.2 Crypto Accelerator (CRYPTO)	.12
	3.9 Analog	
	3.9.1 Analog Port (APORT)	
	3.9.2 Analog Comparator (ACMP)	
	3.9.3 Analog to Digital Converter (ADC)	
	3.10 Reset Management Unit (RMU)	
	3.11 Core and Memory	
	3.11.2 Memory System Controller (MSC)	
	3.11.3 Linked Direct Memory Access Controller (LDMA)	

	3.12 Memory Map	.14
	3.13 Configuration Summary	.15
4.	Electrical Specifications	. 16
	4.1 Electrical Characteristics 4.1.1 Absolute Maximum Ratings 4.1.2 Operating Conditions 4.1.3 DC-DC Converter 4.1.4 Current Consumption 4.1.5 Wake up times 4.1.6 Brown Out Detector 4.1.7 Frequency Synthesizer Characteristics 4.1.8 2.4 GHz RF Transceiver Characteristics 4.1.9 Oscillators 4.1.10 Flash Memory Characteristics 4.1.11 GPIO 4.1.12 VMON 4.1.13 ADC 4.1.14 IDAC 4.1.15 Analog Comparator (ACMP) 4.1.16 I2C 4.1.17 USART SPI	.16 .17 .18 .20 .24 .25 .26 .28 .30 .31 .32 .33 .36 .38
_	Typical Connection Diagrams	
Э.	5.1 Power, Ground, Debug and Host UART	
	5.2 SPI Peripheral Connection	
	5.3 I <sup>2</sup> C Peripheral Connection.	
6	Layout Guidelines	
0.	6.1 Recommended Placement on the Application PCB	
	6.2 Effect of Plastic and Metal Materials	
	6.3 Effect of Human Body	
	6.4 2D Radiation Pattern Plots	
7		
1.	Pin Definitions	
	7.1 Pin Definitions	
	7.2 Alternate Functionality Pinout	
	7.3 Analog Port (APORT)	
8	Package Specifications	
J.	8.1 BGM111 Dimensions	
	8.2 BGM111 Package Marking	
	8.3 BGM111 Module Dimensions and Footprint	
	8.4 BGM111 Land Pattern	.77
	O 4 DUNINI I I I AND FANEIN	. / O

9.	Tape and Reel Specifications	. 79
	9.1 Tape and Reel Packaging	.79
	9.2 Reel and Tape Specifications	.79
	9.3 Orientation and Tape Feed	.80
	9.4 Tape and Reel Box Dimensions	.81
	9.5 Moisture Sensitivity Level	.81
10.	Soldering Recommendations	82
	10.1 Soldering Recommendations	.82
11.	Certifications	. 83
	11.1 Bluetooth	.83
	11.2 CE	.83
	11.3 FCC	.83
	11.4 IC	.84
	11.5 Japan	.86
	11.6 KC (South-Korea)	.86
12.	Revision History	87
	12.1 Revision 1.4	
	12.2 Revision 1.3	.87
	12.3 Revision 1.2	.87
	12.4 Revision 1.1	.87
	12.5 Revision 1.0	.87
	12.6 Revision 0.991	.88
	12.7 Revision 0.99	.88
	12.8 Revision 0.98	.88
	12.9 Revision 0.97	.88
	12.10 Revision 0.96	.88
	12.11 Revision 0.95	.88
	12.12 Revision 0.94	.88
	12.13 Revision 0.93	.88
	12.14 Revision 0.92	.88
	12.15 Revision 0.91	.89
	12 16 Revision 0.90	89

# 3. System Overview

#### 3.1 Introduction

The BGM111 product family combines an energy-friendly MCU with a highly integrated radio transceiver. The devices are well suited for any battery operated application, as well as other system requiring high performance and low-energy consumption. This section gives a short introduction to the full radio and MCU system. A detailed functional description can be found in the *EFR32BG1 Blue Gecko Bluetooth® Smart SoC Family Data Sheet* (see general sections and QFN48 2.4 GHz SoC related sections).

A detailed block diagram of the EFR32BG SoC is shown in the figure below which is used in the BGM111 Bluetooth Smart module.




Figure 3.1. Detailed EFR32BG1 Block Diagram

#### 3.2 Radio

The BGM111 features a radio transceiver supporting Bluetooth® low energy protocol.

#### 3.2.1 Antenna Interface

The BGM111 module includes a high-performance, integrated chip-antenna. The table below includes performance specifications for the integrated chip-antenna.

Table 3.1. Antenna Efficiency and Peak Gain

Parameter	With optimal layout	Note
Efficiency		Efficiency and peak gain depend on the application PCB layout
Peak gain	1.0 dBi	and mechanical design and the used antenna.

#### 3.2.2 Wake on Radio

The Wake on Radio feature allows flexible, autonomous RF sensing, qualification, and demodulation without required MCU activity, using a subsystem of the BGM111 including the Radio Controller (RAC), Peripheral Reflex System (PRS), and Low Energy peripherals.

#### 3.2.3 RFSENSE

The RFSENSE module generates a system wakeup interrupt upon detection of wideband RF energy at the antenna interface, providing true RF wakeup capabilities from low energy modes including EM2, EM3 and EM4.

RFSENSE triggers on a relatively strong RF signal and is available in the lowest energy modes, allowing exceptionally low energy consumption. RFSENSE does not demodulate or otherwise qualify the received signal, but software may respond to the wakeup event by enabling normal RF reception.

Various strategies for optimizing power consumption and system response time in presence of false alarms may be employed using available timer peripherals.

#### 3.2.4 Packet and State Trace

The BGM111 Frame Controller has a packet and state trace unit that provides valuable information during the development phase. It features:

- · Non-intrusive trace of transmit data, receive data and state information
- Data observability on a single-pin UART data output, or on a two-pin SPI data output
- · Configurable data output bitrate / baudrate
- · Multiplexed transmitted data, received data and state / meta information in a single serial data stream

#### 3.2.5 Random Number Generator

The Frame Controller (FRC) implements a random number generator that uses entropy gathered from noise in the RF receive chain. The data is suitable for use in cryptographic applications.

Output from the random number generator can be used either directly or as a seed or entropy source for software-based random number generator algorithms such as Fortuna.

#### 3.3 Power

The BGM111 has an Energy Management Unit (EMU) and efficient integrated regulators to generate internal supply voltages. Only a single external supply voltage is required, from which all internal voltages are created. An integrated DC-DC buck regulator is utilized to further reduce the current consumption.




Figure 3.2. Power Supply Configuration

#### 3.3.1 Energy Management Unit (EMU)

The Energy Management Unit manages transitions of energy modes in the device. Each energy mode defines which peripherals and features are available and the amount of current the device consumes. The EMU can also be used to turn off the power to unused RAM blocks, and it contains control registers for the dc-dc regulator and the Voltage Monitor (VMON). The VMON is used to monitor multiple supply voltages. It has multiple channels which can be programmed individually by the user to determine if a sensed supply has fallen below a chosen threshold.

#### 3.3.2 DC-DC Converter

The DC-DC buck converter covers a wide range of load currents and provides up to 90% efficiency in energy modes EM0, EM1, EM2 and EM3. Patented RF noise mitigation allows operation of the DC-DC converter without degrading sensitivity of radio components. Protection features include programmable current limiting, short-circuit protection, and dead-time protection. The DC-DC converter may also enter bypass mode when the input voltage is too low for efficient operation. In bypass mode, the DC-DC input supply is internally connected directly to its output through a low resistance switch. Bypass mode also supports in-rush current limiting to prevent input supply voltage droops due to excessive output current transients.

#### 3.4 General Purpose Input/Output (GPIO)

BGM111 has up to 25 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

#### 3.5 Clocking

#### 3.5.1 Clock Management Unit (CMU)

The Clock Management Unit controls oscillators and clocks in the BGM111. Individual enabling and disabling of clocks to all peripheral modules is performed by the CMU. The CMU also controls enabling and configuration of the oscillators. A high degree of flexibility allows software to optimize energy consumption in any specific application by minimizing power dissipation in unused peripherals and oscillators.

#### 3.5.2 Internal Oscillators

The BGM111 fully integrates two crystal oscillators and four RC oscillators, listed below.

- A 38.4MHz high frequency crystal oscillator (HFXO) provides a precise timing reference for the MCU and radio.
- A 32.768 kHz crystal oscillator (LFXO) provides an accurate timing reference for low energy modes.
- An integrated high frequency RC oscillator (HFRCO) is available for the MCU system, when crystal accuracy is not required. The HFRCO employs fast startup at minimal energy consumption combined with a wide frequency range.
- An integrated auxilliary high frequency RC oscillator (AUXHFRCO) is available for timing the general-purpose ADC and the Serial Wire debug port with a wide frequency range.
- An integrated low frequency 32.768 kHz RC oscillator (LFRCO) can be used as a timing reference in low energy modes, when crystal accuracy is not required.
- An integrated ultra-low frequency 1 kHz RC oscillator (ULFRCO) is available to provide a timing reference at the lowest energy consumption in low energy modes.

#### 3.6 Counters/Timers and PWM

#### 3.6.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit TIMER 0 only.

#### 3.6.2 Real Time Counter and Calendar (RTCC)

The Real Time Counter and Calendar (RTCC) is a 32-bit counter providing timekeeping in all energy modes. The RTCC includes a Binary Coded Decimal (BCD) calendar mode for easy time and date keeping. The RTCC can be clocked by any of the on-board oscillators with the exception of the AUXHFRCO, and it is capable of providing system wake-up at user defined instances. When receiving frames, the RTCC value can be used for timestamping. The RTCC includes 128 bytes of general purpose data retention, allowing easy and convenient data storage in all energy modes.

#### 3.6.3 Low Energy Timer (LETIMER)

The unique LETIMER is a 16-bit timer that is available in energy mode EM2 Deep Sleep in addition to EM1 Sleep and EM0 Active. This allows it to be used for timing and output generation when most of the device is powered down, allowing simple tasks to be performed while the power consumption of the system is kept at an absolute minimum. The LETIMER can be used to output a variety of waveforms with minimal software intervention. The LETIMER is connected to the Real Time Counter and Calendar (RTCC), and can be configured to start counting on compare matches from the RTCC.

#### 3.6.4 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

#### 3.6.5 Pulse Counter (PCNT)

The Pulse Counter (PCNT) peripheral can be used for counting pulses on a single input or to decode quadrature encoded inputs. The clock for PCNT is selectable from either an external source on pin PCTNn\_S0IN or from an internal timing reference, selectable from among any of the internal oscillators, except the AUXHFRCO. The module may operate in energy mode EM0 Active, EM1 Sleep, EM2 Deep Sleep, and EM3 Stop.

#### 3.6.6 Watchdog Timer (WDOG)

The watchdog timer can act both as an independent watchdog or as a watchdog synchronous with the CPU clock. It has windowed monitoring capabilities, and can generate a reset or different interrupts depending on the failure mode of the system. The watchdog can also monitor autonomous systems driven by PRS.

#### 3.7 Communications and Other Digital Peripherals

#### 3.7.1 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- I<sup>2</sup>S

#### 3.7.2 Low Energy Universal Asynchronous Receiver/Transmitter (LEUART)

The unique LEUART<sup>TM</sup> provides two-way UART communication on a strict power budget. Only a 32.768 kHz clock is needed to allow UART communication up to 9600 baud. The LEUART includes all necessary hardware to make asynchronous serial communication possible with a minimum of software intervention and energy consumption.

#### 3.7.3 Inter-Integrated Circuit Interface (I<sup>2</sup>C)

The I<sup>2</sup>C module provides an interface between the MCU and a serial I<sup>2</sup>C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I<sup>2</sup>C module allows precise timing control of the transmission process and highly automated transfers. Automatic recognition of slave addresses is provided in active and low energy modes.

# 3.7.4 Peripheral Reflex System (PRS)

The Peripheral Reflex System provides a communication network between different peripheral modules without software involvement. Peripheral modules producing Reflex signals are called producers. The PRS routes Reflex signals from producers to consumer peripherals which in turn perform actions in response. Edge triggers and other functionality can be applied by the PRS. The PRS allows peripheral to act autonomously without waking the MCU core, saving power.

#### 3.8 Security Features

#### 3.8.1 GPCRC (General Purpose Cyclic Redundancy Check)

The GPCRC module implements a Cyclic Redundancy Check (CRC) function. It supports both 32-bit and 16-bit polynomials. The supported 32-bit polynomial is 0x04C11DB7 (IEEE 802.3), while the 16-bit polynomial can be programmed to any value, depending on the needs of the application.

#### 3.8.2 Crypto Accelerator (CRYPTO)

The Crypto Accelerator is a fast and energy-efficient autonomous hardware encryption and decryption accelerator. It supports AES encryption and decryption with 128- or 256-bit keys and ECC over both GF(P) and GF(2<sup>m</sup>), SHA-1 and SHA-2 (SHA-224 and SHA-256).

Supported modes of operation for AES include: ECB, CTR, CBC, PCBC, CFB, OFB, CBC-MAC, GMAC and CCM.

Supported ECC NIST recommended curves include P-192, P-224, P-256, K-163, K-233, B-163 and B-233.

The CRYPTO is tightly linked to the Radio Buffer Controller (BUFC) enabling fast and efficient autonomous cipher operations on data buffer content. It allows fast processing of GCM (AES), ECC and SHA with little CPU intervention. CRYPTO also provides trigger signals for DMA read and write operations.

#### 3.9 Analog

#### 3.9.1 Analog Port (APORT)

The Analog Port (APORT) is an analog interconnect matrix allowing access to analog modules ADC, ACMP, and IDAC on a flexible selection of pins. Each APORT bus consists of analog switches connected to a common wire. Since many clients can operate differentially, buses are grouped by X/Y pairs.

# 3.9.2 Analog Comparator (ACMP)

The Analog Comparator is used to compare the voltage of two analog inputs, with a digital output indicating which input voltage is higher. Inputs are selected from among internal references and external pins. The tradeoff between response time and current consumption is configurable by software. Two 6-bit reference dividers allow for a wide range of internally-programmable reference sources. The ACMP can also be used to monitor the supply voltage. An interrupt can be generated when the supply falls below or rises above the programmable threshold.

#### 3.9.3 Analog to Digital Converter (ADC)

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 MSamples/s. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples. The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.

# 3.9.4 Digital to Analog Current Converter (IDAC)

The Digital to Analog Current Converter can source or sink a configurable constant current. This current can be driven on an output pin or routed to the selected ADC input pin for capacitive sensing. The current is programmable between 0.05  $\mu$ A and 64  $\mu$ A with several ranges with various step sizes.

#### 3.10 Reset Management Unit (RMU)

The RMU is responsible for handling reset of the BGM111. A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset and watchdog reset.

#### 3.11 Core and Memory

#### 3.11.1 Processor Core

The ARM Cortex-M4F processor includes a 32-bit RISC processor integrating the following features and tasks in the system:

- ARM Cortex-M4F RISC processor achieving 1.25 Dhrystone MIPS/MHz
- Memory Protection Unit (MPU) supporting up to 8 memory segments
- · 256 KB flash program memory
- · 32 KB RAM data memory
- · Configuration and event handling of all modules
- · 2-pin Serial-Wire debug interface

#### 3.11.2 Memory System Controller (MSC)

The Memory System Controller (MSC) is the program memory unit of the microcontroller. The flash memory is readable and writable from both the Cortex-M and DMA. The flash memory is divided into two blocks; the main block and the information block. Program code is normally written to the main block, whereas the information block is available for special user data and flash lock bits. There is also a read-only page in the information block containing system and device calibration data. Read and write operations are supported in energy modes EM0 Active and EM1 Sleep.

#### 3.11.3 Linked Direct Memory Access Controller (LDMA)

The Linked Direct Memory Access (LDMA) controller features 8 channels capable of performing memory operations independently of software. This reduces both energy consumption and software workload. The LDMA allows operations to be linked together and staged, enabling sophisticated operations to be implemented.

# 3.12 Memory Map

The BGM111 memory map is shown in the figures below.




Figure 3.3. BGM111 Memory Map — Core Peripherals and Code Space




Figure 3.4. BGM111 Memory Map — Peripherals

# 3.13 Configuration Summary

The features of the BGM111 are a subset of the feature set described in the device reference manual. The table below describes device specific implementation of the features. Remaining modules support full configuration.

**Table 3.2. Configuration Summary** 

Module	Configuration	Pin Connections
USART0	IrDA SmartCard	US0_TX, US0_RX, US0_CLK, US0_CS
USART1	IrDA I <sup>2</sup> S SmartCard	US1_TX, US1_RX, US1_CLK, US1_CS
TIMER0	with DTI	TIM0_CC[2:0], TIM0_CDTI[2:0]
TIMER1		TIM1_CC[3:0]

# 4. Electrical Specifications

#### 4.1 Electrical Characteristics

All electrical parameters in all tables are specified under the following conditions, unless stated otherwise:

- Typical values are based on T<sub>AMB</sub>=25 °C and V<sub>DD</sub>= 3.3 V, by production test and/or technology characterization.
- Radio performance numbers are measured in conducted mode, based on Silicon Laboratories reference designs using output power-specific external RF impedance-matching networks for interfacing to a 50 Ω antenna.
- Minimum and maximum values represent the worst conditions across supply voltage, process variation, and operating temperature, unless stated otherwise.

Refer to Table 4.2 General Operating Conditions on page 17 for more details about operational supply and temperature limits.

#### 4.1.1 Absolute Maximum Ratings

Stresses above those listed below may cause permanent damage to the device. This is a stress rating only and functional operation of the devices at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability. For more information on the available quality and reliability data, see the Quality and Reliability Monitor Report at http://www.silabs.com/support/quality/pages/default.aspx.

Table 4.1. Absolute Maximum Ratings

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Storage temperature range	T <sub>STG</sub>		-40	_	+85	°C
External main supply voltage	V <sub>DDMAX</sub>		0	_	3.8	V
External main supply voltage ramp rate	V <sub>DDRAMPMAX</sub>		_	_	1	V / µs
External main supply voltage with DC-DC in bypass mode			1.85		3.8	V
Voltage on any 5V tolerant GPIO pin <sup>1</sup>	V <sub>DIGPIN</sub>		-0.3	_	Min of 5.25 and IOVDD +2	V
Voltage on non-5V tolerant GPIO pins			-0.3	_	IOVDD+0.3	V
Max RF level at input	P <sub>RFMAX2G4</sub>		_	_	10	dBm
Total current into VDD power lines (source)	I <sub>VDDMAX</sub>		_	_	200	mA
Total current into VSS ground lines (sink)	I <sub>VSSMAX</sub>		_	_	200	mA
Current per I/O pin (sink)	I <sub>IOMAX</sub>		_	_	50	mA
Current per I/O pin (source)			_	_	50	mA
Current for all I/O pins (sink)	I <sub>IOALLMAX</sub>		_	_	200	mA
Current for all I/O pins (source)			_	_	200	mA
Voltage difference between AVDD and VREGVDD	$\Delta V_{DD}$		_	_	0.3	V

# Note:

1. When a GPIO pin is routed to the analog module through the APORT, the maximum voltage = IOVDD.

# 4.1.2 Operating Conditions

The following subsections define the operating conditions for the module.

# 4.1.2.1 General Operating Conditions

**Table 4.2. General Operating Conditions** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Operating temperature range	T <sub>OP</sub>	Ambient temperature range	-40	25	85	°C
VDD Operating supply voltage <sup>1</sup>	V <sub>VDD</sub>	DCDC in regulation	2.4 <sup>3</sup>	3.3	3.8	V
		DCDC in bypass, 50mA load	1.85	3.3	3.8	V
VDD Current	I <sub>VDD</sub>	DCDC in bypass	_	_	200	mA
HFCLK frequency	f <sub>CORE</sub>	0 wait-states (MODE = WS0) <sup>2</sup>	_	_	26	MHz
		1 wait-states (MODE = WS1) <sup>2</sup>	_	38.4	40	MHz

- 1. The minimum voltage required in bypass mode is calculated using  $R_{BYP}$  from the DC-DC specification table. Requirements for other loads can be calculated as  $V_{VDD\_min} + I_{LOAD} * R_{BYP\_max}$
- 2. In MSC\_READCTRL register
- 3. The minimum voltage of 2.4 V for DCDC is specified at 100 mA.

# 4.1.3 DC-DC Converter

Test conditions:  $V_{DCDC\_I}$ =3.3 V,  $V_{DCDC\_O}$ =1.8 V,  $I_{DCDC\_LOAD}$ =50 mA, Heavy Drive configuration,  $F_{DCDC\_LN}$ =7 MHz, unless otherwise indicated.

Table 4.3. DC-DC Converter

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V <sub>DCDC_I</sub>	Bypass mode, I <sub>DCDC_LOAD</sub> = 50 mA	1.85	_	V <sub>VREGVDD</sub> _	V
		Low noise (LN) mode, 1.8 V output, I <sub>DCDC_LOAD</sub> = 100 mA, or Low power (LP) mode, 1.8 V output, I <sub>DCDC_LOAD</sub> = 10 mA	2.4	_	V <sub>VREGVDD</sub> MAX	V
		Low noise (LN) mode, 1.8 V output, I <sub>DCDC_LOAD</sub> = 200 mA	2.6	_	V <sub>VREGVDD</sub> _	V
Output voltage programma- ble range <sup>1</sup>	V <sub>DCDC_O</sub>		1.8	_	V <sub>VREGVDD</sub>	V
Regulation DC Accuracy	ACC <sub>DC</sub>	Low noise (LN) mode, 1.8 V target output	1.7	_	1.9	V
Regulation Window <sup>2</sup>	WIN <sub>REG</sub>	Low power (LP) mode, LPCMPBIAS <sup>3</sup> = 0, 1.8 V target output, I <sub>DCDC_LOAD</sub> ≤ 75 µA	1.63	_	2.2	V
		Low power (LP) mode, LPCMPBIAS <sup>3</sup> = 3, 1.8 V target output, I <sub>DCDC_LOAD</sub> ≤ 10 mA	1.63	_	2.1	V
Steady-state output ripple	V <sub>R</sub>	Radio disabled.	_	3	_	mVpp
Output voltage under/over- shoot	Vov	CCM Mode (LNFORCECCM <sup>3</sup> = 1), Load changes between 0 mA and 100 mA	_	_	150	mV
		DCM Mode (LNFORCECCM <sup>3</sup> = 0), Load changes between 0 mA and 10 mA	_	_	150	mV
		Overshoot during LP to LN CCM/DCM mode transitions compared to DC level in LN mode	_	200	_	mV
		Undershoot during BYP/LP to LN CCM (LNFORCECCM <sup>3</sup> = 1) mode transitions compared to DC level in LN mode	_	50	_	mV
		Undershoot during BYP/LP to LN DCM (LNFORCECCM <sup>3</sup> = 0) mode transitions compared to DC level in LN mode	_	125	_	mV
DC line regulation	V <sub>REG</sub>	Input changes between V <sub>VREGVDD_MAX</sub> and 2.4 V	_	0.1	_	%
DC load regulation	I <sub>REG</sub>	Load changes between 0 mA and 100 mA in CCM mode	_	0.1	_	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
				· · · · · · · · · · · · · · · · · · ·		4

- 1. Due to internal dropout, the DC-DC output will never be able to reach its input voltage,  $V_{\mbox{\scriptsize VREGVDD}}$
- 2. LP mode controller is a hysteretic controller that maintains the output voltage within the specified limits
- 3. In EMU\_DCDCMISCCTRL register
- 4. Drive levels are defined by configuration of the PFETCNT and NFETCNT registers. Light Drive: PFETCNT=NFETCNT=3; Medium Drive: PFETCNT=NFETCNT=7; Heavy Drive: PFETCNT=NFETCNT=15.

# 4.1.4 Current Consumption

# 4.1.4.1 Current Consumption 3.3 V (DC-DC in Bypass Mode)

Unless otherwise indicated, typical conditions are: VDD = 3.3 V.  $T_{OP}$  = 25 °C. EMU\_PWRCFG\_PWRCG=NODCDC. EMU\_DCDCCTRL\_DCDCMODE=BYPASS. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at  $T_{OP}$  = 25 °C.

Table 4.4. Current Consumption 3.3V without DC/DC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 Active mode with all periph-	I <sub>ACTIVE</sub>	38.4 MHz crystal, CPU running while loop from flash <sup>1</sup>	_	130	_	μA/MHz
erals disabled		38 MHz HFRCO, CPU running Prime from flash	_	88	_	μA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	100	105	μA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	112	_	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	102	106	μA/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	222	350	μA/MHz
Current consumption in EM1	<b>І</b> ЕМ1	38.4 MHz crystal <sup>1</sup>	_	65	_	μΑ/MHz
Sleep mode with all peripherals disabled		38 MHz HFRCO	_	35	38	μΑ/MHz
		26 MHz HFRCO	_	37	41	µA/MHz
		1 MHz HFRCO	_	157	275	µA/MHz
Current consumption in EM2 Deep Sleep mode.	I <sub>ЕМ2</sub>	Full RAM retention and RTCC running from LFXO	_	3.3	_	μА
		4 kB RAM retention and RTCC running from LFRCO	_	3	6.3	μА
Current consumption in EM3 Stop mode	I <sub>EM3</sub>	Full RAM retention and CRYO- TIMER running from ULFRCO	_	2.8	6	μА
Current consumption in EM4H Hibernate mode	I <sub>EM4</sub>	128 byte RAM retention, RTCC running from LFXO	_	1.1	_	μА
		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	0.65	_	μА
		128 byte RAM retention, no RTCC	_	0.65	1.3	μA
Current consumption in EM4S Shutoff mode	I <sub>EM4S</sub>	no RAM retention, no RTCC	_	0.04	0.11	μА

#### Note:

1. CMU\_HFXOCTRL\_LOWPOWER=0

# 4.1.4.2 Current Consumption 3.3 V using DC-DC Converter

Unless otherwise indicated, typical conditions are: VDD = 3.3V.  $T_{OP}$  = 25 °C. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at  $T_{OP}$  = 25 °C.

Table 4.5. Current Consumption 3.3V with DC-DC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 Active mode with all periph-	I <sub>ACTIVE</sub>	38.4 MHz crystal, CPU running while loop from flash <sup>2</sup>	_	88	_	μA/MHz
erals disabled, DCDC in Low Noise DCM mode <sup>1</sup> .		38 MHz HFRCO, CPU running Prime from flash	_	63	_	µA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	71	_	µA/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	78	_	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	76	_	µA/MHz
Current consumption in EM0 Active mode with all periph-		38.4 MHz crystal, CPU running while loop from flash <sup>2</sup>	_	98	_	μA/MHz
erals disabled, DCDC in Low Noise CCM mode <sup>3</sup> .		38 MHz HFRCO, CPU running Prime from flash	_	75	_	μΑ/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	81	_	μΑ/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	88	_	μΑ/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	94	_	µA/MHz
Current consumption in EM1	I <sub>EM1</sub>	38.4 MHz crystal <sup>2</sup>	_	49	_	μΑ/MHz
Sleep mode with all peripherals disabled, DCDC in Low		38 MHz HFRCO	_	32	_	μΑ/MHz
Noise DCM mode <sup>1</sup> .		26 MHz HFRCO	_	38	_	μΑ/MHz
Current consumption in EM1		38.4 MHz crystal <sup>2</sup>	_	61	_	μΑ/MHz
Sleep mode with all peripherals disabled, DCDC in Low		38 MHz HFRCO	_	45	_	µA/MHz
Noise CCM mode <sup>3</sup> .		26 MHz HFRCO	_	58	_	μΑ/MHz
Current consumption in EM2 Deep Sleep mode. DCDC in	I <sub>EM2</sub>	Full RAM retention and RTCC running from LFXO	_	2.5	_	μА
Low Power mode <sup>4</sup> .		4 kB RAM retention and RTCC running from LFRCO	_	2.2	_	μА
Current consumption in EM3 Stop mode	I <sub>EM3</sub>	Full RAM retention and CRYO- TIMER running from ULFRCO	_	2.1	_	μА
Current consumption in EM4H Hibernate mode	ІЕМ4	128 byte RAM retention, RTCC running from LFXO	_	0.86	_	μА
		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	0.58	_	μА
		128 byte RAM retention, no RTCC	_	0.58	_	μA

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM4S Shutoff mode	I <sub>EM4S</sub>	no RAM retention, no RTCC	_	0.04	_	μA

- 1. DCDC Low Noise DCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=3.0 MHz (RCOBAND=0), ANASW=DVDD
- 2. CMU\_HFXOCTRL\_LOWPOWER=0
- 3. DCDC Low Noise CCM Mode = Light Drive (PFETCNT=NFETCNT=3), F=6.4 MHz (RCOBAND=4), ANASW=DVDD
- 4. DCDC Low Power Mode = Medium Drive (PFETCNT=NFETCNT=7), LPOSCDIV=1, LPBIAS=3, LPCILIMSEL=1, ANASW=DVDD

# 4.1.4.3 Current Consumption 1.85 V (DC-DC in Bypass Mode)

Unless otherwise indicated, typical conditions are: VDD = 1.85 V.  $T_{OP}$  = 25 °C. DC-DC in bypass mode. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at  $T_{OP}$  = 25 °C.

Table 4.6. Current Consumption 1.85V without DC/DC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in EM0 Active mode with all peripherals disabled	I <sub>ACTIVE</sub>	38.4 MHz crystal, CPU running while loop from flash <sup>1</sup>	_	131	_	μA/MHz
erais disabled		38 MHz HFRCO, CPU running Prime from flash	_	88	_	μA/MHz
		38 MHz HFRCO, CPU running while loop from flash	_	100	_	μΑ/MHz
		38 MHz HFRCO, CPU running CoreMark from flash	_	112	_	μA/MHz
		26 MHz HFRCO, CPU running while loop from flash	_	102	_	μΑ/MHz
		1 MHz HFRCO, CPU running while loop from flash	_	220	_	μA/MHz
Current consumption in EM1	I <sub>EM1</sub>	38.4 MHz crystal <sup>1</sup>	_	65	_	μA/MHz
Sleep mode with all peripherals disabled		38 MHz HFRCO	_	35	_	μA/MHz
		26 MHz HFRCO	_	37	_	μA/MHz
		1 MHz HFRCO	_	154	_	μA/MHz
Current consumption in EM2 Deep Sleep mode	I <sub>EM2</sub>	Full RAM retention and RTCC running from LFXO	_	3.2	_	μA
		4 kB RAM retention and RTCC running from LFRCO	_	2.8	_	μА
Current consumption in EM3 Stop mode	I <sub>EM3</sub>	Full RAM retention and CRYO- TIMER running from ULFRCO	_	2.7	_	μА
Current consumption in EM4H Hibernate mode	I <sub>EM4</sub>	128 byte RAM retention, RTCC running from LFXO	_	1	_	μА
		128 byte RAM retention, CRYO- TIMER running from ULFRCO	_	0.62	_	μА
		128 byte RAM retention, no RTCC	_	0.62	_	μA
Current consumption in EM4S Shutoff mode	I <sub>EM4S</sub>	No RAM retention, no RTCC	_	0.02	_	μA

#### Note:

1. CMU\_HFXOCTRL\_LOWPOWER=0

# 4.1.4.4 Current Consumption Using Radio

Unless otherwise indicated, typical conditions are: VDD = 3.3 V.  $T_{OP}$  = 25 °C. DC-DC on. Minimum and maximum values in this table represent the worst conditions across supply voltage and process variation at  $T_{OP}$  = 25 °C.

Table 4.7. Current Consumption Using Radio 3.3 V with DC-DC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current consumption in receive mode, active packet reception (MCU in EM1 @ 38.4 MHz, peripheral clocks disabled)	I <sub>RX</sub>	1 Mbit/s, 2GFSK, F = 2.4 GHz, Radio clock prescaled by 4	_	8.7	_	mA
Current consumption in transmit mode (MCU in EM1	I <sub>TX</sub>	F = 2.4 GHz, CW, 0 dBm output power, Radio clock prescaled by 3	_	8.2	_	mA
@ 38.4 MHz, peripheral clocks disabled)		F = 2.4 GHz, CW, 3 dBm output power	_	16.5	_	mA
		F = 2.4 GHz, CW, 8 dBm output power	_	23.3	_	mA
RFSENSE current consumption	I <sub>RFSENSE</sub>		_	51	_	nA

# 4.1.5 Wake up times

Table 4.8. Wake up times

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Wake up from EM2 Deep	t <sub>EM2_WU</sub>	Code execution from flash	_	10.7	_	μs
Sleep		Code execution from RAM	_	3	_	μs
Wakeup time from EM1 Sleep	t <sub>EM1_WU</sub>	Executing from flash	_	3	_	AHB Clocks
		Executing from RAM	_	3	_	AHB Clocks
Wake up from EM3 Stop	t <sub>EM3_WU</sub>	Executing from flash	_	10.7	_	μs
		Executing from RAM	_	3	_	μs
Wake up from EM4H Hiber- nate <sup>1</sup>	t <sub>EM4H_WU</sub>	Executing from flash	_	60	_	μs
Wake up from EM4S Shut-off <sup>1</sup>	t <sub>EM4S_WU</sub>		_	290	_	μs

#### Note:

1. Time from wakeup request until first instruction is executed. Wakeup results in device reset.

# 4.1.6 Brown Out Detector

For the table below, see Figure 3.2 Power Supply Configuration on page 9 on page 5 to see the relation between the modules external VDD pin and internal voltage supplies. The module itself has only one external power supply input (VDD).

Table 4.9. Brown Out Detector

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
AVDD BOD threshold	V <sub>AVDDBOD</sub>	AVDD rising	_	_	1.85	V
		AVDD falling	1.62	_	_	V
AVDD BOD hysteresis	V <sub>AVDDBOD_HYST</sub>		_	21	_	mV
AVDD response time	tavddbod_delay	Supply drops at 0.1V/µs rate	_	2.4	_	μs
EM4 BOD threshold	V <sub>EM4DBOD</sub>	AVDD rising	_	_	1.7	V
		AVDD falling	1.45	_	_	V
EM4 BOD hysteresis	V <sub>EM4BOD_HYST</sub>		_	46	_	mV
EM4 response time	t <sub>EM4BOD_DELAY</sub>	Supply drops at 0.1V/µs rate	_	300	_	μs

# 4.1.7 Frequency Synthesizer Characteristics

**Table 4.10. Frequency Synthesizer Characteristics** 

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF Synthesizer Frequency range	F <sub>RANGE_2400</sub>	2.4 GHz frequency range	2400	_	2483.5	MHz
LO tuning frequency resolution with 38.4 MHz crystal	F <sub>RES_2400</sub>	2400 - 2483.5 MHz	_		73	Hz
Maximum frequency deviation with 38.4 MHz crystal	ΔF <sub>MAX_2400</sub>		_	_	1677	kHz

#### 4.1.8 2.4 GHz RF Transceiver Characteristics

#### 4.1.8.1 RF Transmitter General Characteristics for the 2.4 GHz Band

Unless otherwise indicated, typical conditions are:  $T_{OP}$  = 25 °C,VDD = 3.3 V, DC-DC on. Crystal frequency = 38.4 MHz. RF center frequency 2.45 GHz. Conducted measurement from the antenna feedpoint.

Table 4.11. RF Transmitter General Characteristics for 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Maximum TX power	POUT <sub>MAX</sub>		_	+8	_	dBm
Minimum active TX Power	POUT <sub>MIN</sub>	CW		-26	_	dBm
Output power step size	POUT <sub>STEP</sub>	-5 dBm < Output power < 0 dBm	_	1	_	dB
		0 dBm < output power < POUT <sub>MAX</sub>	_	0.5	_	dB
Output power variation vs supply at POUT <sub>MAX</sub>	POUT <sub>VAR_V</sub>	1.85 V < V <sub>VREGVDD</sub> < 3.3 V, PAVDD connected directly to ex- ternal supply, for output power = 8 dBm.	_	2.3	_	dB
Output power variation vs temperature at POUT <sub>MAX</sub>	POUT <sub>VAR_T</sub>	From -40 to +85 °C, PAVDD connected to DC-DC output	_	1.5	_	dB
Output power variation vs RF frequency at POUT <sub>MAX</sub>	POUT <sub>VAR_F</sub>	Over RF tuning frequency range	_	0.4	_	dB
RF tuning frequency range	F <sub>RANGE</sub>		2400	_	2483.5	MHz

# 4.1.8.2 RF Receiver General Characteristics for the 2.4 GHz Band

Unless otherwise indicated, typical conditions are:  $T_{OP}$  = 25 °C,VDD = 3.3 V, DC-DC on. Crystal frequency =38.4 MHz. RF center frequency 2.440 GHz. Conducted measurement from the antenna feedpoint.

Table 4.12. RF Receiver General Characteristics for 2.4 GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
RF tuning frequency range	F <sub>RANGE</sub>		2400	_	2483.5	MHz
Receive mode maximum spurious emission	SPUR <sub>RX</sub>	30 MHz to 1 GHz	_	-57	_	dBm
		1 GHz to 12 GHz	_	-47	_	dBm
Max spurious emissions during active receive mode, per FCC Part 15.109(a)	SPUR <sub>RX_FCC</sub>	216 MHz to 960 MHz, Conducted Measurement	_	-55.2	_	dBm
		Above 960 MHz, Conducted Measurement	_	-47.2	_	dBm
Level above which RFSENSE will trigger <sup>1</sup>	RFSENSE <sub>TRIG</sub>	CW at 2.45 GHz	_	-24	_	dBm
Level below which RFSENSE will not trigger <sup>1</sup>	RFSENSE <sub>THRES</sub>		_	-50	_	dBm

# Note:

1. RFSENSE performance is only valid from 0 to 85 °C. RFSENSE should be disabled outside this temperature range.

# 4.1.8.3 RF Receiver Characteristics for Bluetooth Smart in the 2.4 GHz Band

Unless otherwise indicated, typical conditions are:  $T_{OP}$  = 25 °C,VDD = 3.3 V. Crystal frequency = 38.4 MHz. RF center frequency 2.440 GHz. DC-DC on. Conducted measurement from the antenna feedpoint.

Table 4.13. RF Receiver Characteristics for Bluetooth Smart in the 2.4GHz Band

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Max usable receiver input level, 0.1% BER	SAT	Signal is reference signal <sup>1</sup> . Packet length is 20 bytes.	_	10	_	dBm
30.8% Packet Error Rate <sup>2</sup>	SENS	With non-ideal signals as specified in RF-PHY.TS.4.2.2, section 4.6.1	_	-92	_	dBm
Signal to co-channel interferer, 0.1% BER	C/I <sub>CC</sub>	Desired signal 3 dB above reference sensitivity	_	8.3	_	dB
Blocking, 0.1% BER, Desired is reference signal at -67 dBm. Interferer is CW in OOB range.	BLOCK <sub>OOB</sub>	Interferer frequency 30 MHz ≤ f ≤ 2000 MHz	_	-27	_	dBm
		Interferer frequency 2003 MHz ≤ f ≤ 2399 MHz	_	-32	_	dBm
		Interferer frequency 2484 MHz ≤ f ≤ 2997 MHz	_	-32	_	dBm
		Interferer frequency 3 GHz ≤ f ≤ 12.75 GHz	_	-27	_	dBm
Intermodulation performance	IM	Per Core_4.1, Vol 6, Part A, Section 4.4 with n = 3	_	-25.8	_	dBm
Upper limit of input power range over which RSSI resolution is maintained	RSSI <sub>MAX</sub>		4	_	_	dBm
Lower limit of input power range over which RSSI resolution is maintained	RSSI <sub>MIN</sub>		_	_	-101	dBm
RSSI resolution	RSSI <sub>RES</sub>	Over RSSI <sub>MIN</sub> to RSSI <sub>MAX</sub>	_	_	0.5	dB

- 1. Reference signal is defined 2GFSK at -67 dBm, Modulation index = 0.5, BT = 0.5, Bit rate = 1 Mbps, desired data = PRBS9; interferer data = PRBS15; frequency accuracy better than 1 ppm
- 2. Receive sensitivity on Bluetooth Smart channel 26 is -86 dBm

# 4.1.9 Oscillators

# 4.1.9.1 LFXO

Table 4.14. LFXO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal frequency	f <sub>LFXO</sub>		_	32.768	_	kHz
Overall frequency tolerance in all conditions <sup>1</sup>			-100		100	ppm

# Note:

1. XTAL nominal frequency tolerance = ±20 ppm

# 4.1.9.2 HFXO

Table 4.15. HFXO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Crystal frequency	f <sub>HFXO</sub>		-	38.4	-	MHz
Crystal frequency tolerance			-40		40	ppm

# 4.1.9.3 LFRCO

# Table 4.16. LFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency	f <sub>LFRCO</sub>	ENVREF = 1 in CMU_LFRCOCTRL	30.474	32.768	34.243	kHz
		ENVREF = 0 in CMU_LFRCOCTRL	30.474	32.768	33.915	kHz
Startup time	t <sub>LFRCO</sub>		_	500	_	μs
Current consumption <sup>1</sup>	I <sub>LFRCO</sub>	ENVREF = 1 in CMU_LFRCOCTRL	_	342	_	nA
		ENVREF = 0 in CMU_LFRCOCTRL	_	494	_	nA

# Note:

1. Block is supplied by AVDD if ANASW = 0, or DVDD if ANASW=1 in EMU\_PWRCTRL register

# 4.1.9.4 HFRCO and AUXHFRCO

Table 4.17. HFRCO and AUXHFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Frequency Accuracy	f <sub>HFRCO</sub>	Any frequency band, across supply voltage and temperature	-2.5	_	2.5	%
Start-up time	t <sub>HFRCO</sub>	f <sub>HFRCO</sub> ≥ 19 MHz	_	300	_	ns
		4 < f <sub>HFRCO</sub> < 19 MHz	_	1	_	μs
		f <sub>HFRCO</sub> ≤ 4 MHz	_	2.5	_	μs
Current consumption on all	I <sub>HFRCO</sub>	f <sub>HFRCO</sub> = 38 MHz	_	204	228	μA
supplies		f <sub>HFRCO</sub> = 32 MHz	_	171	190	μA
		f <sub>HFRCO</sub> = 26 MHz	_	147	164	μA
		f <sub>HFRCO</sub> = 19 MHz	_	126	138	μA
		f <sub>HFRCO</sub> = 16 MHz	_	110	120	μA
		f <sub>HFRCO</sub> = 13 MHz	_	100	110	μA
		f <sub>HFRCO</sub> = 7 MHz	_	81	91	μA
		f <sub>HFRCO</sub> = 4 MHz	_	33	35	μA
		f <sub>HFRCO</sub> = 2 MHz	_	31	35	μA
		f <sub>HFRCO</sub> = 1 MHz	_	30	35	μA
Step size	SS <sub>HFRCO</sub>	Coarse (% of period)	_	0.8	_	%
		Fine (% of period)	_	0.1		%
Period Jitter	PJ <sub>HFRCO</sub>		_	0.2	_	% RMS

# 4.1.9.5 ULFRCO

Table 4.18. ULFRCO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Oscillation frequency	f <sub>ULFRCO</sub>		0.95	1	1.07	kHz

# 4.1.10 Flash Memory Characteristics

Table 4.19. Flash Memory Characteristics<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Flash erase cycles before failure	EC <sub>FLASH</sub>		10000	_	_	cycles
Flash data retention	RET <sub>FLASH</sub>		10	_	_	years
Word (32-bit) programming time	tw_PROG		20	26	40	μs
Page erase time	t <sub>PERASE</sub>		20	27	40	ms
Mass erase time	t <sub>MERASE</sub>		20	27	40	ms
Device erase time <sup>2</sup>	t <sub>DERASE</sub>		_	60	74	ms
Page erase current <sup>3</sup>	I <sub>ERASE</sub>		_	_	3	mA
Mass or Device erase cur- rent <sup>3</sup>			_	_	5	mA
Write current <sup>3</sup>	I <sub>WRITE</sub>		_	_	3	mA

- 1. Flash data retention information is published in the Quarterly Quality and Reliability Report.
- 2. Device erase is issued over the AAP interface and erases all flash, SRAM, the Lock Bit (LB) page, and the User data page Lock Word (ULW)
- 3. Measured at 25°C

# 4.1.11 GPIO

For the table below, see Figure 3.2 Power Supply Configuration on page 9 on page 5 to see the relation between the modules external VDD pin and internal voltage supplies. The module itself has only one external power supply input (VDD).

Table 4.20. GPIO

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input low voltage	V <sub>IOIL</sub>		_	_	IOVDD*0.3	V
Input high voltage	V <sub>IOIH</sub>		IOVDD*0.7	_	_	V
Output high voltage relative	V <sub>IOOH</sub>	Sourcing 3 mA, IOVDD ≥ 3 V,	IOVDD*0.8	_	_	V
to IOVDD		DRIVESTRENGTH <sup>1</sup> = WEAK				
		Sourcing 1.2 mA, IOVDD ≥ 1.62 V,	IOVDD*0.6	_	_	V
		DRIVESTRENGTH <sup>1</sup> = WEAK				
		Sourcing 20 mA, IOVDD ≥ 3 V,	IOVDD*0.8	_	_	V
		DRIVESTRENGTH <sup>1</sup> = STRONG				
		Sourcing 8 mA, IOVDD ≥ 1.62 V,	IOVDD*0.6	_	_	V
		DRIVESTRENGTH <sup>1</sup> = STRONG				
Output low voltage relative to IOVDD	V <sub>IOOL</sub>	Sinking 3 mA, IOVDD ≥ 3 V,	_	-	IOVDD*0.2	V
		DRIVESTRENGTH <sup>1</sup> = WEAK				
		Sinking 1.2 mA, IOVDD ≥ 1.62 V,	_	_	IOVDD*0.4	V
		DRIVESTRENGTH <sup>1</sup> = WEAK				
		Sinking 20 mA, IOVDD ≥ 3 V,	_	_	IOVDD*0.2	V
		DRIVESTRENGTH <sup>1</sup> = STRONG				
		Sinking 8 mA, IOVDD ≥ 1.62 V,	_	_	IOVDD*0.4	V
		DRIVESTRENGTH <sup>1</sup> = STRONG				
Input leakage current	I <sub>IOLEAK</sub>	All GPIO except LFXO pins, GPIO ≤ IOVDD	_	0.1	30	nA
		LFXO Pins, GPIO ≤ IOVDD	_	0.1	50	nA
Input leakage current on 5VTOL pads above IOVDD	I <sub>5VTOLLEAK</sub>	IOVDD < GPIO ≤ IOVDD + 2 V	_	3.3	15	μΑ
I/O pin pull-up resistor	R <sub>PU</sub>		30	43	65	kΩ
I/O pin pull-down resistor	R <sub>PD</sub>		30	43	65	kΩ
Pulse width of pulses re- moved by the glitch suppres- sion filter	t <sub>IOGLITCH</sub>		20	25	35	ns

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Output fall time, From 70%	t <sub>IOOF</sub>	C <sub>L</sub> = 50 pF,	_	1.8	_	ns
to 30% of V <sub>IO</sub>		DRIVESTRENGTH <sup>1</sup> = STRONG,				
		SLEWRATE <sup>1</sup> = 0x6				
		C <sub>L</sub> = 50 pF,	_	4.5	_	ns
		DRIVESTRENGTH <sup>1</sup> = WEAK,				
		SLEWRATE <sup>1</sup> = 0x6				
Output rise time, From 30% to 70% of V <sub>IO</sub>	t <sub>IOOR</sub>	C <sub>L</sub> = 50 pF,	_	2.2	_	ns
10 70% OI VIO		DRIVESTRENGTH <sup>1</sup> = STRONG,				
		SLEWRATE = 0x6 <sup>1</sup>				
		C <sub>L</sub> = 50 pF,	_	7.4	_	ns
		DRIVESTRENGTH <sup>1</sup> = WEAK,				
		SLEWRATE <sup>1</sup> = 0x6				
Note:	·	·	•		•	

# Note:

1. In GPIO\_Pn\_CTRL register

# 4.1.12 VMON

Table 4.21. VMON

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
VMON Supply Current	I <sub>VMON</sub>	In EM0 or EM1, 1 supply monitored	_	5.8	8.26	μА
		In EM0 or EM1, 4 supplies monitored	_	11.8	16.8	μА
		In EM2, EM3 or EM4, 1 supply monitored	_	62	_	nA
		In EM2, EM3 or EM4, 4 supplies monitored	_	99	_	nA
VMON Loading of Monitored	I <sub>SENSE</sub>	In EM0 or EM1	_	2	_	μΑ
Supply		In EM2, EM3 or EM4	_	2	_	nA
Threshold range	V <sub>VMON_RANGE</sub>		1.62	_	3.4	V
Threshold step size	N <sub>VMON_STESP</sub>	Coarse	_	200	_	mV
		Fine	_	20	_	mV
Response time	t <sub>VMON_RES</sub>	Supply drops at 1V/µs rate	_	460	_	ns
Hysteresis	V <sub>VMON_HYST</sub>		_	26	_	mV

# 4.1.13 ADC

For the table below, see Figure 3.2 Power Supply Configuration on page 9 on page 5 to see the relation between the modules external VDD pin and internal voltage supplies. The module itself has only one external power supply input (VDD).

Table 4.22. ADC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Resolution	V <sub>RESOLUTION</sub>		6	_	12	Bits
Input voltage range	V <sub>ADCIN</sub>	Single ended	0	_	2*V <sub>REF</sub>	V
		Differential	-V <sub>REF</sub>	_	V <sub>REF</sub>	V
Input range of external reference voltage, single ended and differential	V <sub>ADCREFIN_P</sub>		1	_	V <sub>AVDD</sub>	V
Power supply rejection <sup>1</sup>	PSRR <sub>ADC</sub>	At DC	_	80	_	dB
Analog input common mode rejection ratio	CMRR <sub>ADC</sub>	At DC	_	80	_	dB
Current from all supplies, us-	I <sub>ADC_CONTI-</sub>	1 Msps / 16 MHz ADCCLK,	_	301	350	μA
ing internal reference buffer. Continous operation. WAR- MUPMODE <sup>2</sup> = KEEPADC-	NOUS_LP	BIASPROG = 0, GPBIASACC = 1				
WARM		250 ksps / 4 MHz ADCCLK, BIA- SPROG = 6, GPBIASACC = 1 <sup>3</sup>	_	149	_	μA
		62.5 ksps / 1 MHz ADCCLK,	_	91	_	μA
		BIASPROG = 15, GPBIASACC = 1 3				
Current from all supplies, us-	I <sub>ADC_NORMAL_LP</sub>	35 ksps / 16 MHz ADCCLK,	_	51	_	μA
ing internal reference buffer. Duty-cycled operation. WAR- MUPMODE <sup>2</sup> = NORMAL		BIASPROG = 0, GPBIASACC = 1				
		5 ksps / 16 MHz ADCCLK	_	9	_	μA
		BIASPROG = 0, GPBIASACC = 1				
Current from all supplies, us-	I <sub>ADC_STAND</sub>	125 ksps / 16 MHz ADCCLK,	_	117	_	μA
ing internal reference buffer.  Duty-cycled operation.  AWARMUPMODE <sup>2</sup> = KEEP-INSTANDBY or KEEPIN-SLOWACC	BY_LP	BIASPROG = 0, GPBIASACC = 1				
		35 ksps / 16 MHz ADCCLK,	_	79	_	μA
		BIASPROG = 0, GPBIASACC = 1				

		T ( )		_		
Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Current from all supplies, using internal reference buffer. Continous operation. WAR-MUPMODE <sup>2</sup> = KEEPADC-	I <sub>ADC_CONTI-</sub>	1 Msps / 16 MHz ADCCLK,	_	345	_	μA
	NOUS_HF	BIASPROG = 0, GPBIASACC = 0				
WARM		250 ksps / 4 MHz ADCCLK, BIA- SPROG = 6, GPBIASACC = 0 <sup>3</sup>	_	191	_	μA
		62.5 ksps / 1 MHz ADCCLK,	_	132	_	μA
		BIASPROG = 15, GPBIASACC = 0 <sup>3</sup>				
Current from all supplies, us-	I <sub>ADC_NORMAL_HP</sub>	35 ksps / 16 MHz ADCCLK,	_	102	_	μA
ing internal reference buffer. Duty-cycled operation. WAR-MUPMODE <sup>2</sup> = NORMAL		BIASPROG = 0, GPBIASACC = 0				
		5 ksps / 16 MHz ADCCLK	_	17	_	μA
		BIASPROG = 0, GPBIASACC = 0				
Current from all supplies, us-	I <sub>ADC_STAND</sub> -	125 ksps / 16 MHz ADCCLK,	_	162	_	μA
ing internal reference buffer.  Duty-cycled operation.  AWARMUPMODE <sup>2</sup> = KEEP-	BY_HP	BIASPROG = 0, GPBIASACC = 0				
INSTANDBY or KEEPIN- SLOWACC		35 ksps / 16 MHz ADCCLK,	_	123	_	μA
		BIASPROG = 0, GPBIASACC = 0				
Current from HFPERCLK	I <sub>ADC_CLK</sub>	HFPERCLK = 16 MHz	_	140	_	μA
ADC Clock Frequency	f <sub>ADCCLK</sub>		_	_	16	MHz
Throughput rate	f <sub>ADCRATE</sub>		_	_	1	Msps
Conversion time <sup>4</sup>	t <sub>ADCCONV</sub>	6 bit	_	7	_	cycles
		8 bit	_	9	_	cycles
		12 bit	_	13	_	cycles
Startup time of reference	t <sub>ADCSTART</sub>	WARMUPMODE <sup>2</sup> = NORMAL	_	_	5	μs
generator and ADC core		WARMUPMODE <sup>2</sup> = KEEPIN- STANDBY	_		2	μs
		WARMUPMODE <sup>2</sup> = KEEPINSLO- WACC	_	_	1	μs
SNDR at 1Msps and f <sub>in</sub> = 10kHz	SNDR <sub>ADC</sub>	Internal reference, 2.5 V full-scale, differential (-1.25, 1.25)	58	67	_	dB
		vrefp_in = 1.25 V direct mode with 2.5 V full-scale, differential	_	68	_	dB
Spurious-Free Dynamic Range (SFDR)	SFDR <sub>ADC</sub>	1 MSamples/s, 10 kHz full-scale sine wave	_	75	_	dB
Input referred ADC noise, rms	V <sub>REF_NOISE</sub>	Including quantization noise and distortion	_	380	_	μV
Offset Error	V <sub>ADCOFFSETERR</sub>		-3	0.25	3	LSB

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Gain error in ADC	V <sub>ADC_GAIN</sub>	Using internal reference	_	-0.2	5	%
		Using external reference	_	-1	_	%
Differential non-linearity (DNL)	DNL <sub>ADC</sub>	12 bit resolution	-1	_	2	LSB
Integral non-linearity (INL), End point method	INL <sub>ADC</sub>	12 bit resolution	-6	_	6	LSB
Temperature Sensor Slope	V <sub>TS_SLOPE</sub>		_	-1.84	_	mV/°C

- 1. PSRR is referenced to AVDD when ANASW=0 and to DVDD when ANASW=1 in EMU\_PWRCTRL
- 2. In ADCn\_CNTL register
- 3. In ADCn\_BIASPROG register
- 4. Derived from ADCCLK

# 4.1.14 IDAC

For the table below, see Figure 3.2 Power Supply Configuration on page 9 on page 5 to see the relation between the modules external VDD pin and internal voltage supplies. The module itself has only one external power supply input (VDD).

Table 4.23. IDAC

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Number of Ranges	N <sub>IDAC_RANGES</sub>		_	4	_	-
Output Current	I <sub>IDAC_OUT</sub>	RANGSEL <sup>1</sup> = RANGE0	0.05	_	1.6	μA
		RANGSEL <sup>1</sup> = RANGE1	1.6	_	4.7	μA
		RANGSEL <sup>1</sup> = RANGE2	0.5	_	16	μA
		RANGSEL <sup>1</sup> = RANGE3	2	_	64	μA
Linear steps within each range	N <sub>IDAC_STEPS</sub>		_	32	_	
Step size	SS <sub>IDAC</sub>	RANGSEL <sup>1</sup> = RANGE0	_	50	_	nA
		RANGSEL <sup>1</sup> = RANGE1	_	100	_	nA
		RANGSEL <sup>1</sup> = RANGE2	_	500	_	nA
		RANGSEL <sup>1</sup> = RANGE3	_	2	_	μA
Total Accuracy, STEPSEL <sup>1</sup> = 0x10	= ACC <sub>IDAC</sub>	EM0 or EM1, AVDD=3.3 V, T = 25 °C	-2	_	2	%
		EM0 or EM1	-18	_	22	%
		EM2 or EM3, Source mode, RANGSEL <sup>1</sup> = RANGE0, AVDD=3.3 V, T = 25 °C	_	-2	_	%
		EM2 or EM3, Source mode, RANGSEL <sup>1</sup> = RANGE1, AVDD=3.3 V, T = 25 °C	_	-1.7	_	%
		EM2 or EM3, Source mode, RANGSEL <sup>1</sup> = RANGE2, AVDD=3.3 V, T = 25 °C	_	-0.8	_	%
		EM2 or EM3, Source mode, RANGSEL <sup>1</sup> = RANGE3, AVDD=3.3 V, T = 25 °C	_	-0.5	_	%
		EM2 or EM3, Sink mode, RANG- SEL <sup>1</sup> = RANGE0, AVDD=3.3 V, T = 25 °C	_	-0.7	_	%
		EM2 or EM3, Sink mode, RANG- SEL <sup>1</sup> = RANGE1, AVDD=3.3 V, T = 25 °C	_	-0.6	_	%
		EM2 or EM3, Sink mode, RANG- SEL <sup>1</sup> = RANGE2, AVDD=3.3 V, T = 25 °C	_	-0.5	_	%
		EM2 or EM3, Sink mode, RANG- SEL <sup>1</sup> = RANGE3, AVDD=3.3 V, T = 25 °C	_	-0.5	_	%

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Start up time	t <sub>IDAC_SU</sub>	Output within 1% of steady state value	_	5	_	μs
Settling time, (output settled	t <sub>IDAC_SETTLE</sub>	Range setting is changed	_	5	_	μs
within 1% of steady state value)		Step value is changed	_	1	_	μs
Current consumption in EM0 or EM1 <sup>2</sup>	I <sub>IDAC</sub>	Source mode, excluding output current	_	8.9	13	μA
		Sink mode, excluding output current	_	12	16	μA
Current consumption in EM2 or EM3 <sup>2</sup>		Source mode, excluding output current, duty cycle mode, T = 25 °C	_	1.04	_	μА
		Sink mode, excluding output current, duty cycle mode, T = 25 °C	_	1.08	_	μA
		Source mode, excluding output current, duty cycle mode, T ≥ 85 °C	_	8.9	_	μА
		Sink mode, excluding output current, duty cycle mode, T ≥ 85 °C	_	12	_	μA
Output voltage compliance in source mode, source current change relative to current	I <sub>COMP_SRC</sub>	RANGESEL1=0, output voltage = min(V <sub>IOVDD</sub> , V <sub>AVDD</sub> <sup>2</sup> -100 mv)	_	0.04	_	%
sourced at 0 V		RANGESEL1=1, output voltage = min(V <sub>IOVDD</sub> , V <sub>AVDD</sub> <sup>2</sup> -100 mV)	_	0.02	_	%
		RANGESEL1=2, output voltage = min(V <sub>IOVDD</sub> , V <sub>AVDD</sub> <sup>2</sup> -150 mV)	_	0.02	_	%
		RANGESEL1=3, output voltage = min(V <sub>IOVDD</sub> , V <sub>AVDD</sub> <sup>2</sup> -250 mV)	_	0.02	_	%
Output voltage compliance in sink mode, sink current	I <sub>COMP_SINK</sub>	RANGESEL1=0, output voltage = 100 mV	_	0.18	_	%
change relative to current sunk at IOVDD		RANGESEL1=1, output voltage = 100 mV	_	0.12	_	%
		RANGESEL1=2, output voltage = 150 mV	_	0.08	_	%
		RANGESEL1=3, output voltage = 250 mV	_	0.02	_	%

- 1. In IDAC\_CURPROG register
- 2. The IDAC is supplied by either AVDD, DVDD, or IOVDD based on the setting of ANASW in the EMU\_PWRCTRL register and PWRSEL in the IDAC\_CTRL register. Setting PWRSEL to 1 selects IOVDD. With PWRSEL cleared to 0, ANASW selects between AVDD (0) and DVDD (1).

# 4.1.15 Analog Comparator (ACMP)

Table 4.24. ACMP

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Input voltage range	V <sub>ACMPIN</sub>	ACMPVDD = ACMPn_CTRL_PWRSEL <sup>1</sup>	0	_	V <sub>ACMPVDD</sub>	V
Supply Voltage	V <sub>ACMPVDD</sub>	BIASPROG $^2 \le 0x10$ or FULL-BIAS $^2 = 0$	1.85	_	V <sub>VREGVDD</sub> _	V
		$0x10 < BIASPROG^2 \le 0x20$ and $FULLBIAS^2 = 1$	2.1	_	V <sub>VREGVDD</sub> _	V
Active current not including	I <sub>ACMP</sub>	$BIASPROG^2 = 1$ , $FULLBIAS^2 = 0$	_	50	_	nA
voltage reference		BIASPROG $^2$ = 0x10, FULLBIAS $^2$ = 0	_	306	_	nA
		BIASPROG <sup>2</sup> = 0x20, FULLBIAS <sup>2</sup> = 1	_	74	95	μΑ
Current consumption of internal voltage reference	I <sub>ACMPREF</sub>	VLP selected as input using 2.5 V Reference / 4 (0.625 V)	_	50	_	nA
		VLP selected as input using VDD	_	20	_	nA
		VBDIV selected as input using 1.25 V reference / 1	_	4.1	_	μΑ
		VADIV selected as input using VDD/1	_	2.4	_	μA
Hysteresis (V <sub>CM</sub> = 1.25 V,	VACMPHYST	HYSTSEL <sup>3</sup> = HYST0	-1.75	0	1.75	mV
BIASPROG <sup>2</sup> = $0x10$ , FULL- BIAS <sup>2</sup> = $1$ )		HYSTSEL <sup>3</sup> = HYST1	10	18	26	mV
		HYSTSEL <sup>3</sup> = HYST2	21	32	46	mV
		HYSTSEL <sup>3</sup> = HYST3	27	44	63	mV
		HYSTSEL <sup>3</sup> = HYST4	32	55	80	mV
		HYSTSEL <sup>3</sup> = HYST5	38	65	100	mV
		HYSTSEL <sup>3</sup> = HYST6	43	77	121	mV
		HYSTSEL <sup>3</sup> = HYST7	47	86	148	mV
		HYSTSEL <sup>3</sup> = HYST8	-4	0	4	mV
		HYSTSEL <sup>3</sup> = HYST9	-27	-18	-10	mV
		HYSTSEL <sup>3</sup> = HYST10	-47	-32	-18	mV
		HYSTSEL <sup>3</sup> = HYST11	-64	-43	-27	mV
		HYSTSEL <sup>3</sup> = HYST12	-78	-54	-32	mV
		HYSTSEL <sup>3</sup> = HYST13	-93	-64	-37	mV
		HYSTSEL <sup>3</sup> = HYST14	-113	-74	-42	mV
		HYSTSEL <sup>3</sup> = HYST15	-135	-85	-47	mV

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Comparator delay <sup>4</sup>	t <sub>ACMPDELAY</sub>	$BIASPROG^2 = 1$ , $FULLBIAS^2 = 0$	_	30	_	μs
		BIASPROG <sup>2</sup> = 0x10, FULLBIAS <sup>2</sup> = 0	_	3.7	_	μs
		BIASPROG <sup>2</sup> = 0x20, FULLBIAS <sup>2</sup> = 1	_	35	_	ns
Offset voltage	V <sub>ACMPOFFSET</sub>	BIASPROG <sup>2</sup> =0x10, FULLBIAS <sup>2</sup> = 1	-35	_	35	mV
Reference Voltage	V <sub>ACMPREF</sub>	Internal 1.25 V reference	1	1.25	1.47	V
		Internal 2.5 V reference	2	2.5	2.8	V
Capacitive Sense Internal	R <sub>CSRES</sub>	CSRESSEL <sup>5</sup> = 0	_	inf	_	kΩ
Resistance		CSRESSEL <sup>5</sup> = 1	_	15	_	kΩ
		CSRESSEL <sup>5</sup> = 2	_	27	_	kΩ
		CSRESSEL <sup>5</sup> = 3	_	39	_	kΩ
		CSRESSEL <sup>5</sup> = 4	_	51	_	kΩ
		CSRESSEL <sup>5</sup> = 5	_	102	_	kΩ
		CSRESSEL <sup>5</sup> = 6	_	164	_	kΩ
		CSRESSEL <sup>5</sup> = 7	_	239	_	kΩ

#### Note:

- 1. ACMPVDD is a supply chosen by the setting in ACMPn\_CTRL\_PWRSEL and may be IOVDD, AVDD or DVDD
- 2. In ACMPn\_CTRL register
- 3. In ACMPn\_HYSTERESIS register
- 4. ±100 mV differential drive
- 5. In ACMPn\_INPUTSEL register

The total ACMP current is the sum of the contributions from the ACMP and its internal voltage reference as given as:

# I<sub>ACMPTOTAL</sub> = I<sub>ACMP</sub> + I<sub>ACMPREF</sub>

 $\mathbf{I}_{\text{ACMPREF}}$  is zero if an external voltage reference is used.

## 4.1.16 I2C

## I2C Standard-mode (Sm)

Table 4.25. I2C Standard-mode (Sm)<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency <sup>2</sup>	f <sub>SCL</sub>		0	_	100	kHz
SCL clock low time	t <sub>LOW</sub>		4.7	_	_	μs
SCL clock high time	t <sub>HIGH</sub>		4	_	_	μs
SDA set-up time	t <sub>SU,DAT</sub>		250	_	_	ns
SDA hold time <sup>3</sup>	t <sub>HD,DAT</sub>		100	_	3450	ns
Repeated START condition set-up time	t <sub>SU,STA</sub>		4.7	_	_	μs
(Repeated) START condition hold time	t <sub>HD,STA</sub>		4	_	_	μs
STOP condition set-up time	tsu,sto		4	_	_	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		4.7	_	_	μs

- 1. For CLHR set to 0 in the I2Cn\_CTRL register
- 2. For the minimum HFPERCLK frequency required in Standard-mode, refer to the I2C chapter in the reference manual
- 3. The maximum SDA hold time  $(t_{HD,DAT})$  needs to be met only when the device does not stretch the low time of SCL  $(t_{LOW})$

## I2C Fast-mode (Fm)

# Table 4.26. I2C Fast-mode (Fm)<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency <sup>2</sup>	f <sub>SCL</sub>		0	_	400	kHz
SCL clock low time	t <sub>LOW</sub>		1.3	_	_	μs
SCL clock high time	t <sub>HIGH</sub>		0.6	_	_	μs
SDA set-up time	t <sub>SU,DAT</sub>		100	_	_	ns
SDA hold time <sup>3</sup>	t <sub>HD,DAT</sub>		100	_	900	ns
Repeated START condition set-up time	t <sub>SU,STA</sub>		0.6	_	_	μs
(Repeated) START condition hold time	t <sub>HD,STA</sub>		0.6	_	_	μs
STOP condition set-up time	t <sub>SU,STO</sub>		0.6	_	_	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		1.3	_	_	μs

- 1. For CLHR set to 1 in the I2Cn\_CTRL register
- 2. For the minimum HFPERCLK frequency required in Fast-mode, refer to the I2C chapter in the reference manual
- 3. The maximum SDA hold time  $(t_{HD,DAT})$  needs to be met only when the device does not stretch the low time of SCL  $(t_{LOW})$

## I2C Fast-mode Plus (Fm+)

Table 4.27. I2C Fast-mode Plus (Fm+)<sup>1</sup>

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCL clock frequency <sup>2</sup>	f <sub>SCL</sub>		0	_	1000	kHz
SCL clock low time	t <sub>LOW</sub>		0.5	_	_	μs
SCL clock high time	t <sub>HIGH</sub>		0.26	_	_	μs
SDA set-up time	t <sub>SU,DAT</sub>		50	_	_	ns
SDA hold time	t <sub>HD,DAT</sub>		100	_	_	ns
Repeated START condition set-up time	t <sub>SU,STA</sub>		0.26	_	_	μs
(Repeated) START condition hold time	t <sub>HD,STA</sub>		0.26	_	_	μs
STOP condition set-up time	t <sub>SU,STO</sub>		0.26	_	_	μs
Bus free time between a STOP and START condition	t <sub>BUF</sub>		0.5	_	_	μs

- 1. For CLHR set to 0 or 1 in the I2Cn\_CTRL register
- 2. For the minimum HFPERCLK frequency required in Fast-mode Plus, refer to the I2C chapter in the reference manual

## 4.1.17 USART SPI

## **SPI Master Timing**

Table 4.28. SPI Master Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCLK period <sup>1 2</sup>	t <sub>SCLK</sub>		2 * the	_	_	ns
CS to MOSI <sup>1 2</sup>	t <sub>CS_MO</sub>		0	_	8	ns
SCLK to MOSI <sup>1 2</sup>	tsclk_mo		3	_	20	ns
MISO setup time <sup>1 2</sup>	t <sub>SU_MI</sub>	IOVDD = 1.62 V	56	_	_	ns
		IOVDD = 3.0 V	37		_	ns
MISO hold time <sup>1 2</sup>	t <sub>H_MI</sub>		6	<u> </u>	_	ns

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)
- 2. Measurement done with 8 pF output loading at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )




Figure 4.1. SPI Master Timing Diagram

## **SPI Slave Timing**

Table 4.29. SPI Slave Timing

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
SCKL period <sup>1 2</sup>	t <sub>SCLK_sl</sub>		2 * t <sub>HFPERCLK</sub>	_	_	ns
SCLK high period <sup>1 2</sup>	t <sub>SCLK_hi</sub>		3 * t <sub>HFPERCLK</sub>	_	_	ns
SCLK low period <sup>1 2</sup>	t <sub>SCLK_lo</sub>		3 * t <sub>HFPERCLK</sub>	_	_	ns
CS active to MISO <sup>1 2</sup>	t <sub>CS_ACT_MI</sub>		4	_	50	ns
CS disable to MISO <sup>1 2</sup>	tcs_dis_mi		4	_	50	ns
MOSI setup time <sup>1 2</sup>	tsu_MO		4	_	_	ns
MOSI hold time <sup>1 2</sup>	t <sub>H_MO</sub>		3 + 2 * the	_	_	ns
SCLK to MISO <sup>1 2</sup>	t <sub>SCLK_MI</sub>		16 + t <sub>HFPERCLK</sub>	_	66 + 2 * the	ns

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0)
- 2. Measurement done with 8 pF output loading at 10% and 90% of  $V_{DD}$  (figure shows 50% of  $V_{DD}$ )




Figure 4.2. SPI Slave Timing Diagram

## 5. Typical Connection Diagrams

## 5.1 Power, Ground, Debug and Host UART

Typical power supply, ground and MCU debug and host (NCP) UART connections are shown in the figure below.

Note: The Module Reset signal is recommended to be connected to a GPIO line on the Host CPU.




Figure 5.1. BGM111 Connected to a Host CPU with Typical Power Supply, Ground and Debug connections

#### 5.2 SPI Peripheral Connection

The figure below shows how to connect a SPI peripheral device




Figure 5.2. SPI Peripheral Connections

## 5.3 I<sup>2</sup>C Peripheral Connection

The figure below shows how to connect an I<sup>2</sup>C peripheral.




Figure 5.3. BGM111 Module Connected with I<sup>2</sup>C Device

## 6. Layout Guidelines

For optimal performance of the BGM111, please follow the PCB layout guidelines and ground plane recommendations indicated in this section.

## 6.1 Recommended Placement on the Application PCB

For optimal performance of the BGM111 Module, please follow these guidelines:

- · Place the module at the edge of the PCB, as shown in the figure below.
- Do not place any metal (traces, components, battery, etc.) within the clearance area of the antenna (shown in the figure below).
- Connect all ground pads directly to a solid ground plane.
- · Place the ground vias as close to the ground pads as possible.




Figure 6.1. Recommended Application PCB Layout for the BGM111 Module

The layouts in the next figure will result in severely degraded RF-performance.




Figure 6.2. Non-optimal Application PCB Layouts for the BGM111 Module




Figure 6.3. Effect of Ground Plane on Antenna Efficiency for the BGM111

#### 6.2 Effect of Plastic and Metal Materials

Plastic can be in close proximity but not physically touching the antenna.

Any metallic objects in close proximity to the antenna will prevent the antenna from radiating freely. The minimum recommended distance of metallic and/or conductive objects is 10 mm in any direction from the antenna except in the directions of the application PCB ground planes.

## 6.3 Effect of Human Body

Placing the module in touch or very close to the human body will negatively impact antenna efficiency and reduce range.

## 6.4 2D Radiation Pattern Plots

# 2D pattern, front view




Figure 6.4. Typical 2D Radiation Pattern – Front View

# 2D pattern, side view




Figure 6.5. Typical 2D Radiation Pattern - Side View

# 2D pattern, top view




Figure 6.6. Typical 2D Radiation Pattern – Top View

## 7. Pin Definitions

## 7.1 Pin Definitions




Figure 7.1. BGM111 Pinout

**Table 7.1. Device Pinout** 

В	GM111		Pin Altern	nate Functionality / I	Description	
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other
1	GND	Ground				
2	PD13	BUSCY [ADC0: APORT3YCH5 ACMP0: APORT3YCH5 ACMP1: APORT3YCH5 IDAC0: APORT1YCH5] BUSDX [ADC0: APORT4XCH5 ACMP0: APORT4XCH5 ACMP0: APORT4XCH5 ACMP1: APORT4XCH5]	TIMO_CC0 #21 TIMO_CC1 #20 TIMO_CC2 #19 TIMO_CDTI0 #18 TIMO_CDTI1 #17 TIMO_CDTI2 #16 TIM1_CC0 #21 TIM1_CC1 #20 TIM1_CC2 #19 TIM1_CC3 #18 LE- TIM0_OUT0 #21 LETIMO_OUT1 #20 PCNT0_S0IN #21 PCNT0_S1IN #20	US0_TX #21 US0_RX #20 US0_CLK #19 US0_CS #18 US0_CTS #17 US0_RTS #16 US1_TX #21 US1_RX #20 US1_CLK #19 US1_CS #18 US1_CTS #17 US1_RTS #16 LEU0_TX #21 LEU0_RX #20 I2C0_SDA #21 I2C0_SCL #20	FRC_DCLK #21 FRC_DOUT #20 FRC_DFRAME #19 MODEM_DCLK #21 MODEM_DIN #20 MO- DEM_DOUT #19 MODEM_ANT0 #18 MO- DEM_ANT1 #17	PRS_CH3 #12 PRS_CH4 #4 PRS_CH5 #3 PRS_CH6 #15 ACMP0_O #21 ACMP1_O #21
3	PD14	BUSCX [ADC0: APORT3XCH6 ACMP0: APORT3XCH6 ACMP1: APORT3XCH6 IDAC0: APORT1XCH6] BUSDY [ADC0: APORT4YCH6 ACMP0: APORT4YCH6 ACMP1: APORT4YCH6]	TIMO_CC0 #22 TIMO_CC1 #21 TIMO_CC2 #20 TIMO_CDTI0 #19 TIMO_CDTI1 #18 TIMO_CDTI2 #17 TIM1_CC0 #22 TIM1_CC1 #21 TIM1_CC2 #20 TIM1_CC3 #19 LE- TIM0_OUT0 #22 LETIMO_OUT1 #21 PCNT0_S0IN #22 PCNT0_S1IN #21	US0_TX #22 US0_RX #21 US0_CLK #20 US0_CS #19 US0_CTS #18 US0_RTS #17 US1_TX #22 US1_RX #21 US1_CLK #20 US1_CS #19 US1_CTS #18 US1_RTS #17 LEU0_TX #22 LEU0_RX #21 I2C0_SDA #22 I2C0_SCL #21	FRC_DCLK #22 FRC_DOUT #21 FRC_DFRAME #20 MODEM_DCLK #22 MODEM_DIN #21 MO- DEM_DOUT #20 MODEM_ANT0 #19 MO- DEM_ANT1 #18	CMU_CLK0 #5 PRS_CH3 #13 PRS_CH4 #5 PRS_CH5 #4 PRS_CH6 #16 ACMP0_O #22 ACMP1_O #22 GPIO_EM4WU4
4	PD15	BUSCY [ADC0: APORT3YCH7 ACMP0: APORT3YCH7 ACMP1: APORT3YCH7 IDAC0: APORT1YCH7] BUSDX [ADC0: APORT4XCH7 ACMP0: APORT4XCH7 ACMP1: APORT4XCH7	TIMO_CC0 #23 TIMO_CC1 #22 TIMO_CC2 #21 TIMO_CDTI0 #20 TIMO_CDTI1 #19 TIMO_CDTI2 #18 TIM1_CC0 #23 TIM1_CC1 #22 TIM1_CC2 #21 TIM1_CC3 #20 LE- TIM0_OUT0 #23 LETIM0_OUT1 #22 PCNT0_S0IN #23 PCNT0_S1IN #22	US0_TX #23 US0_RX #22 US0_CLK #21 US0_CS #20 US0_CTS #19 US0_RTS #18 US1_TX #23 US1_RX #22 US1_CLK #21 US1_CS #20 US1_CTS #19 US1_RTS #18 LEU0_TX #23 LEU0_RX #22 I2C0_SDA #23 I2C0_SCL #22	FRC_DCLK #23 FRC_DOUT #22 FRC_DFRAME #21 MODEM_DCLK #23 MODEM_DIN #22 MO- DEM_DOUT #21 MODEM_ANT0 #20 MO- DEM_ANT1 #19	CMU_CLK1 #5 PRS_CH3 #14 PRS_CH4 #6 PRS_CH5 #5 PRS_CH6 #17 ACMP0_O #23 ACMP1_O #23 DBG_SWO #2

В	GM111		Pin Altern	nate Functionality / I	Description	
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other
5	PA0	ADC0_EXTN  BUSCX [ADC0: APORT3XCH8 ACMP0: APORT3XCH8 ACMP1: APORT3XCH8 IDAC0: APORT1XCH8]  BUSDY [ADC0: APORT4YCH8 ACMP0: APORT4YCH8 ACMP1: APORT4YCH8 ACMP1: APORT4YCH8]	TIM0_CC0 #0 TIM0_CC1 #31 TIM0_CC2 #30 TIM0_CDTI0 #29 TIM0_CDTI1 #28 TIM0_CDTI2 #27 TIM1_CC0 #0 TIM1_CC1 #31 TIM1_CC2 #30 TIM1_CC3 #29 LE- TIM0_OUT0 #0 LE- TIM0_OUT0 #0 LE- TIM0_OUT1 #31 PCNT0_S0IN #0 PCNT0_S1IN #31	US0_TX #0 US0_RX #31 US0_CLK #30 US0_CS #29 US0_CTS #28 US0_RTS #27 US1_TX #0 US1_RX #31 US1_CLK #30 US1_CS #29 US1_CTS #28 US1_RTS #27 LEU0_TX #0 LEU0_RX #31 I2C0_SDA #0 I2C0_SCL #31	FRC_DCLK #0 FRC_DOUT #31 FRC_DFRAME #30 MODEM_DCLK #0 MODEM_DIN #31 MODEM_DOUT #30 MO- DEM_ANT0 #29 MODEM_ANT1 #28	CMU_CLK1 #0 PRS_CH6 #0 PRS_CH7 #10 PRS_CH8 #9 PRS_CH9 #8 ACMP0_O #0 ACMP1_O #0
6	PA1	ADC0_EXTP  BUSCY [ADC0: APORT3YCH9 ACMP0: APORT3YCH9 ACMP1: APORT3YCH9 IDAC0: APORT1YCH9]  BUSDX [ADC0: APORT4XCH9 ACMP0: APORT4XCH9 ACMP1: APORT4XCH9]	TIM0_CC0 #1 TIM0_CC1 #0 TIM0_CC2 #31 TIM0_CDTI0 #30 TIM0_CDTI1 #29 TIM0_CDTI2 #28 TIM1_CC0 #1 TIM1_CC1 #0 TIM1_CC2 #31 TIM1_CC3 #30 LE- TIM0_OUT0 #1 LE- TIM0_OUT1 #0 PCNT0_S0IN #1 PCNT0_S1IN #0	US0_TX #1 US0_RX #0 US0_CLK #31 US0_CS #30 US0_CTS #29 US0_RTS #28 US1_TX #1 US1_RX #0 US1_CLK #31 US1_CS #30 US1_CTS #29 US1_RTS #28 LEU0_TX #1 LEU0_RX #0 I2C0_SDA #1 I2C0_SCL #0	FRC_DCLK #1 FRC_DOUT #0 FRC_DFRAME #31 MODEM_DCLK #1 MODEM_DIN #0 MODEM_DOUT #31 MO- DEM_ANT0 #30 MODEM_ANT1 #29	CMU_CLK0 #0 PRS_CH6 #1 PRS_CH7 #0 PRS_CH8 #10 PRS_CH9 #9 ACMP0_O #1 ACMP1_O #1
7	PA2	BUSCX [ADC0: APORT3XCH10 ACMP0: APORT3XCH10 ACMP1: APORT3XCH10 IDAC0: APORT1XCH10] BUSDY [ADC0: APORT4YCH10 ACMP0: APORT4YCH10 ACMP1: APORT4YCH10]	TIM0_CC0 #2 TIM0_CC1 #1 TIM0_CC2 #0 TIM0_CDTI0 #31 TIM0_CDTI1 #30 TIM0_CDTI2 #29 TIM1_CC0 #2 TIM1_CC1 #1 TIM1_CC2 #0 TIM1_CC3 #31 LE- TIM0_OUT0 #2 LE- TIM0_OUT1 #1 PCNT0_S0IN #2 PCNT0_S1IN #1	US0_TX #2 US0_RX #1 US0_CLK #0 US0_CS #31 US0_CTS #30 US0_RTS #29 US1_TX #2 US1_RX #1 US1_CLK #0 US1_CS #31 US1_CTS #30 US1_RTS #29 LEU0_TX #2 LEU0_RX #1 I2C0_SDA #2 I2C0_SCL #1	FRC_DCLK #2 FRC_DOUT #1 FRC_DFRAME #0 MODEM_DCLK #2 MODEM_DIN #1 MODEM_DOUT #0 MODEM_ANT0 #31 MO- DEM_ANT1 #30	PRS_CH6 #2 PRS_CH7 #1 PRS_CH8 #0 PRS_CH9 #10 ACMP0_O #2 ACMP1_O #2

В	GM111		Pin Alterr	ate Functionality / I	Description	
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other
8	PA3	BUSCY [ADC0: APORT3YCH11 ACMP0: APORT3YCH11 ACMP1: APORT3YCH11 IDAC0: APORT1YCH11] BUSDX [ADC0: APORT4XCH11 ACMP0: APORT4XCH11 ACMP1: APORT4XCH11]	TIM0_CC0 #3 TIM0_CC1 #2 TIM0_CC2 #1 TIM0_CDTI0 #0 TIM0_CDTI1 #31 TIM0_CDTI2 #30 TIM1_CC0 #3 TIM1_CC1 #2 TIM1_CC2 #1 TIM1_CC3 #0 LE- TIM0_OUT0 #3 LE- TIM0_OUT1 #2 PCNT0_S0IN #3 PCNT0_S1IN #2	US0_TX #3     US0_RX #2     US0_CLK #1     US0_CS #0     US0_CTS #31     US0_RTS #30     US1_TX #3     US1_RX #2     US1_CLK #1     US1_CS #0     US1_CTS #31     US1_RTS #30     LEU0_TX #3     LEU0_RX #2     I2C0_SDA #3     I2C0_SCL #2	FRC_DCLK #3 FRC_DOUT #2 FRC_DFRAME #1 MODEM_DCLK #3 MODEM_DIN #2 MODEM_DOUT #1 MODEM_ANT0 #0 MODEM_ANT1 #31	PRS_CH6 #3 PRS_CH7 #2 PRS_CH8 #1 PRS_CH9 #0 ACMP0_O #3 ACMP1_O #3 GPIO_EM4WU8
9	PA4	BUSCX [ADC0: APORT3XCH12 ACMP0: APORT3XCH12 ACMP1: APORT3XCH12 IDAC0: APORT1XCH12] BUSDY [ADC0: APORT4YCH12 ACMP0: APORT4YCH12 ACMP1: APORT4YCH12]	TIM0_CC0 #4 TIM0_CC1 #3 TIM0_CC2 #2 TIM0_CDTI0 #1 TIM0_CDTI1 #0 TIM0_CDTI2 #31 TIM1_CC0 #4 TIM1_CC1 #3 TIM1_CC2 #2 TIM1_CC3 #1 LE- TIM0_OUT0 #4 LE- TIM0_OUT1 #3 PCNT0_S0IN #4 PCNT0_S1IN #3	US0_TX #4 US0_RX #3 US0_CLK #2 US0_CS #1 US0_CTS #0 US0_RTS #31 US1_TX #4 US1_RX #3 US1_CLK #2 US1_CS #1 US1_CTS #0 US1_RTS #31 LEU0_TX #4 LEU0_RX #3 I2C0_SDA #4 I2C0_SCL #3	FRC_DCLK #4 FRC_DOUT #3 FRC_DFRAME #2 MODEM_DCLK #4 MODEM_DIN #3 MODEM_DOUT #2 MODEM_ANT0 #1 MODEM_ANT1 #0	PRS_CH6 #4 PRS_CH7 #3 PRS_CH8 #2 PRS_CH9 #1 ACMP0_O #4 ACMP1_O #4
10	PA5	BUSCY [ADC0: APORT3YCH13 ACMP0: APORT3YCH13 ACMP1: APORT3YCH13 IDAC0: APORT1YCH13] BUSDX [ADC0: APORT4XCH13 ACMP0: APORT4XCH13 ACMP1: APORT4XCH13]	TIM0_CC0 #5 TIM0_CC1 #4 TIM0_CC2 #3 TIM0_CDTI0 #2 TIM0_CDTI1 #1 TIM0_CDTI2 #0 TIM1_CC0 #5 TIM1_CC1 #4 TIM1_CC2 #3 TIM1_CC3 #2 LE- TIM0_OUT0 #5 LE- TIM0_OUT1 #4 PCNT0_S0IN #5 PCNT0_S1IN #4	US0_TX #5 US0_RX #4 US0_CLK #3 US0_CS #2 US0_CTS #1 US0_RTS #0 US1_TX #5 US1_RX #4 US1_CLK #3 US1_CS #2 US1_CTS #1 US1_RTS #0 LEU0_TX #5 LEU0_RX #4 I2C0_SDA #5 I2C0_SCL #4	FRC_DCLK #5 FRC_DOUT #4 FRC_DFRAME #3 MODEM_DCLK #5 MODEM_DIN #4 MODEM_DOUT #3 MODEM_ANT0 #2 MODEM_ANT1 #1	PRS_CH6 #5 PRS_CH7 #4 PRS_CH8 #3 PRS_CH9 #2 ACMP0_O #5 ACMP1_O #5

В	GM111		Pin Alterr	nate Functionality / [	Description	
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other
11	PB11	BUSCY [ADC0: APORT3YCH27 ACMP0: APORT3YCH27 ACMP1: APORT3YCH27 IDAC0: APORT1YCH27] BUSDX [ADC0: APORT4XCH27 ACMP0: APORT4XCH27 ACMP1: APORT4XCH27]	TIM0_CC0 #6 TIM0_CC1 #5 TIM0_CC2 #4 TIM0_CDTI0 #3 TIM0_CDTI1 #2 TIM0_CDTI2 #1 TIM1_CC0 #6 TIM1_CC1 #5 TIM1_CC2 #4 TIM1_CC3 #3 LE- TIM0_OUT0 #6 LE- TIM0_OUT1 #5 PCNT0_S0IN #6 PCNT0_S1IN #5	US0_TX #6 US0_RX #5 US0_CLK #4 US0_CS #3 US0_CTS #2 US0_RTS #1 US1_TX #6 US1_RX #5 US1_CLK #4 US1_CS #3 US1_CTS #2 US1_RTS #1 LEU0_TX #6 LEU0_RX #5 I2C0_SDA #6 I2C0_SCL #5	FRC_DCLK #6 FRC_DOUT #5 FRC_DFRAME #4 MODEM_DCLK #6 MODEM_DIN #5 MODEM_DOUT #4 MODEM_ANT0 #3 MODEM_ANT1 #2	PRS_CH6 #6 PRS_CH7 #5 PRS_CH8 #4 PRS_CH9 #3 ACMP0_O #6 ACMP1_O #6
12	GND	Ground				
13	PB13	BUSCY [ADC0: APORT3YCH29 ACMP0: APORT3YCH29 ACMP1: APORT3YCH29 IDAC0: APORT1YCH29] BUSDX [ADC0: APORT4XCH29 ACMP0: APORT4XCH29 ACMP1: APORT4XCH29]	TIM0_CC0 #8 TIM0_CC1 #7 TIM0_CC2 #6 TIM0_CDTI0 #5 TIM0_CDTI1 #4 TIM0_CDTI2 #3 TIM1_CC0 #8 TIM1_CC1 #7 TIM1_CC2 #6 TIM1_CC3 #5 LE- TIM0_OUT0 #8 LE- TIM0_OUT1 #7 PCNT0_S0IN #8 PCNT0_S1IN #7	US0_TX #8 US0_RX #7 US0_CLK #6 US0_CS #5 US0_CTS #4 US0_RTS #3 US1_TX #8 US1_RX #7 US1_CLK #6 US1_CS #5 US1_CTS #4 US1_RTS #3 LEU0_TX #8 LEU0_RX #7 I2C0_SDA #8 I2C0_SCL #7	FRC_DCLK #8 FRC_DOUT #7 FRC_DFRAME #6 MODEM_DCLK #8 MODEM_DIN #7 MODEM_DOUT #6 MODEM_ANT0 #5 MODEM_ANT1 #4	PRS_CH6 #8 PRS_CH7 #7 PRS_CH8 #6 PRS_CH9 #5 ACMP0_O #8 ACMP1_O #8 DBG_SWO #1 GPIO_EM4WU9
14	PC6	BUSAX [ADC0: APORT1XCH6 ACMP0: APORT1XCH6 ACMP1: APORT1XCH6] BUSBY [ADC0: APORT2YCH6 ACMP0: APORT2YCH6 ACMP1: APORT2YCH6	TIM0_CC0 #11 TIM0_CC1 #10 TIM0_CC2 #9 TIM0_CDTI0 #8 TIM0_CDTI1 #7 TIM0_CDTI2 #6 TIM1_CC0 #11 TIM1_CC1 #10 TIM1_CC2 #9 TIM1_CC3 #8 LE- TIM0_OUT0 #11 LETIM0_OUT0 #11 LETIM0_OUT1 #10 PCNT0_S0IN #11 PCNT0_S1IN #10	US0_TX #11 US0_RX #10 US0_CLK #9 US0_CS #8 US0_CTS #7 US0_RTS #6 US1_TX #11 US1_RX #10 US1_CLK #9 US1_CS #8 US1_CTS #7 US1_RTS #6 LEU0_TX #11 LEU0_RX #10 I2C0_SDA #11	FRC_DCLK #11 FRC_DOUT #10 FRC_DFRAME #9 MODEM_DCLK #11 MODEM_DIN #10 MO- DEM_DOUT #9 MODEM_ANT0 #8 MODEM_ANT1 #7	CMU_CLK0 #2 PRS_CH0 #8 PRS_CH9 #11 PRS_CH10 #0 PRS_CH11 #5 ACMP0_O #11 ACMP1_O #11

В	GM111		Pin Altern	nate Functionality / I	Description	
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other
15	PC7	BUSAY [ADC0: APORT1YCH7 ACMP0: APORT1YCH7 ACMP1: APORT1YCH7] BUSBX [ADC0: APORT2XCH7 ACMP0: APORT2XCH7 ACMP1: APORT2XCH7 ACMP1: APORT2XCH7]	APORT1YCH7    ACMP0:  APORT1YCH7    ACMP1:  APORT1YCH7    ACMP1:  APORT1YCH7    ACMP1:  APORT1YCH7  APORT1YCH7  APORT1YCH7  APORT1YCH7  BUSBX [ADC0:  APORT2XCH7    ACMP0:  APORT2XCH7    ACMP0:  APORT2XCH7  ACMP1:  ACMP1:		FRC_DCLK #12 FRC_DOUT #11 FRC_DFRAME #10 MODEM_DCLK #12 MODEM_DIN #11 MO- DEM_DOUT #10 MODEM_ANT0 #9 MODEM_ANT1 #8	CMU_CLK1 #2 PRS_CH0 #9 PRS_CH9 #12 PRS_CH10 #1 PRS_CH11 #0 ACMP0_O #12 ACMP1_O #12
16	PC8	BUSAX [ADC0: APORT1XCH8 ACMP0: APORT1XCH8 ACMP1: APORT1XCH8] BUSBY [ADC0: APORT2YCH8 ACMP0: APORT2YCH8 ACMP1: APORT2YCH8]	TIM0_CC0 #13 TIM0_CC1 #12 TIM0_CC2 #11 TIM0_CDTI0 #10 TIM0_CDTI1 #9 TIM0_CDTI2 #8 TIM1_CC0 #13 TIM1_CC1 #12 TIM1_CC2 #11 TIM1_CC3 #10 LE- TIM0_OUT0 #13 LETIM0_OUT1 #12 PCNT0_S0IN #13 PCNT0_S1IN #12	US0_TX #13 US0_RX #12 US0_CLK #11 US0_CS #10 US0_CTS #9 US0_RTS #8 US1_TX #13 US1_RX #12 US1_CLK #11 US1_CS #10 US1_CTS #9 US1_RTS #8 LEU0_TX #13 LEU0_RX #12 I2C0_SDA #13 I2C0_SCL #12	FRC_DCLK #13 FRC_DOUT #12 FRC_DFRAME #11 MODEM_DCLK #13 MODEM_DIN #12 MO- DEM_DOUT #11 MODEM_ANT0 #10 MO- DEM_ANT1 #9	PRS_CH0 #10 PRS_CH9 #13 PRS_CH10 #2 PRS_CH11 #1 ACMP0_O #13 ACMP1_O #13
17	PC9	BUSAY [ADC0: APORT1YCH9 ACMP0: APORT1YCH9 ACMP1: APORT1YCH9] BUSBX [ADC0: APORT2XCH9 ACMP0: APORT2XCH9 ACMP1: APORT2XCH9	TIM0_CC0 #14 TIM0_CC1 #13 TIM0_CC2 #12 TIM0_CDTI0 #11 TIM0_CDTI1 #10 TIM0_CDTI2 #9 TIM1_CC0 #14 TIM1_CC1 #13 TIM1_CC2 #12 TIM1_CC3 #11 LE- TIM0_OUT0 #14 LETIM0_OUT1 #13 PCNT0_S0IN #14 PCNT0_S1IN #13	US0_TX #14 US0_RX #13 US0_CLK #12 US0_CS #11 US0_CTS #10 US0_RTS #9 US1_TX #14 US1_RX #13 US1_CLK #12 US1_CS #11 US1_CTS #10 US1_RTS #9 LEU0_TX #14 LEU0_RX #13 I2C0_SDA #14 I2C0_SCL #13	FRC_DCLK #14 FRC_DOUT #13 FRC_DFRAME #12 MODEM_DCLK #14 MODEM_DIN #13 MO- DEM_DOUT #12 MODEM_ANT0 #11 MO- DEM_ANT1 #10	PRS_CH0 #11 PRS_CH9 #14 PRS_CH10 #3 PRS_CH11 #2 ACMP0_O #14 ACMP1_O #14

В	GM111		Pin Altern	ate Functionality / I	Description	
Pin#	Pin Name	Analog	Timers	Communication	Radio	Other
18	PC10	BUSAX [ADC0: APORT1XCH10 ACMP0: APORT1XCH10 ACMP1: APORT1XCH10] BUSBY [ADC0: APORT2YCH10 ACMP0: APORT2YCH10 ACMP1: APORT2YCH10]	TIM0_CC0 #15 TIM0_CC1 #14 TIM0_CC2 #13 TIM0_CDTI0 #12 TIM0_CDTI1 #11 TIM0_CDTI2 #10 TIM1_CC0 #15 TIM1_CC1 #14 TIM1_CC2 #13 TIM1_CC3 #12 LE- TIM0_OUT0 #15 LETIM0_OUT1 #14 PCNT0_S0IN #15 PCNT0_S1IN #14	US0_TX #15 US0_RX #14 US0_CLK #13 US0_CS #12 US0_CTS #11 US0_RTS #10 US1_TX #15 US1_RX #14 US1_CLK #13 US1_CS #12 US1_CTS #11 US1_RTS #10 LEU0_TX #15 LEU0_RX #14 I2C0_SDA #15 I2C0_SCL #14	FRC_DCLK #15 FRC_DOUT #14 FRC_DFRAME #13 MODEM_DCLK #15 MODEM_DIN #14 MO- DEM_DOUT #13 MODEM_ANT0 #12 MO- DEM_ANT1 #11	CMU_CLK1 #3 PRS_CH0 #12 PRS_CH9 #15 PRS_CH10 #4 PRS_CH11 #3 ACMP0_O #15 ACMP1_O #15 GPIO_EM4WU12
19	PC11	BUSAY [ADC0: APORT1YCH11 ACMP0: APORT1YCH11 ACMP1: APORT1YCH11] BUSBX [ADC0: APORT2XCH11 ACMP0: APORT2XCH11 ACMP1: APORT2XCH11	TIM0_CC0 #16 TIM0_CC1 #15 TIM0_CC2 #14 TIM0_CDTI0 #13 TIM0_CDTI1 #12 TIM0_CDTI2 #11 TIM1_CC0 #16 TIM1_CC1 #15 TIM1_CC2 #14 TIM1_CC3 #13 LE- TIM0_OUT0 #16 LETIM0_OUT1 #15 PCNT0_S0IN #16 PCNT0_S1IN #15	US0_TX #16 US0_RX #15 US0_CLK #14 US0_CS #13 US0_CTS #12 US0_RTS #11 US1_TX #16 US1_RX #15 US1_CLK #14 US1_CS #13 US1_CTS #12 US1_RTS #11 LEU0_TX #16 LEU0_RX #15 I2C0_SDA #16 I2C0_SCL #15	FRC_DCLK #16 FRC_DOUT #15 FRC_DFRAME #14 MODEM_DCLK #16 MODEM_DIN #15 MO- DEM_DOUT #14 MODEM_ANT0 #13 MO- DEM_ANT1 #12	CMU_CLK0 #3 PRS_CH0 #13 PRS_CH9 #16 PRS_CH10 #5 PRS_CH11 #4 ACMP0_O #16 ACMP1_O #16 DBG_SWO #3
20	GND	Ground	,			
21	PF0	BUSAX [ADC0: APORT1XCH16 ACMP0: APORT1XCH16 ACMP1: APORT1XCH16] BUSBY [ADC0: APORT2YCH16 ACMP0: APORT2YCH16 ACMP1: APORT2YCH16]	TIM0_CC0 #24 TIM0_CC1 #23 TIM0_CC2 #22 TIM0_CDTI0 #21 TIM0_CDTI1 #20 TIM0_CDTI2 #19 TIM1_CC0 #24 TIM1_CC1 #23 TIM1_CC2 #22 TIM1_CC3 #21 LE- TIM0_OUT0 #24 LETIM0_OUT1 #23 PCNT0_S0IN #24 PCNT0_S1IN #23	US0_TX #24 US0_RX #23 US0_CLK #22 US0_CS #21 US0_CTS #20 US0_RTS #19 US1_TX #24 US1_RX #23 US1_CLK #22 US1_CS #21 US1_CTS #20 US1_RTS #19 LEU0_TX #24 LEU0_RX #23 I2C0_SDA #24 I2C0_SCL #23	FRC_DCLK #24 FRC_DOUT #23 FRC_DFRAME #22 MODEM_DCLK #24 MODEM_DIN #23 MO- DEM_DOUT #22 MODEM_ANT0 #21 MO- DEM_ANT1 #20	PRS_CH0 #0 PRS_CH1 #7 PRS_CH2 #6 PRS_CH3 #5 ACMP0_O #24 ACMP1_O #24 DBG_SWCLKTCK #0

В	GM111		Pin Alterr	ate Functionality / [	Description	
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other
22	PF1	BUSAY [ADC0: APORT1YCH17 ACMP0: APORT1YCH17 ACMP1: APORT1YCH17] BUSBX [ADC0: APORT2XCH17 ACMP0: APORT2XCH17 ACMP1: APORT2XCH17	TIM0_CC0 #25 TIM0_CC1 #24 TIM0_CC2 #23 TIM0_CDTI0 #22 TIM0_CDTI1 #21 TIM0_CDTI2 #20 TIM1_CC0 #25 TIM1_CC1 #24 TIM1_CC2 #23 TIM1_CC3 #22 LE- TIM0_OUT0 #25 LETIM0_OUT1 #24 PCNT0_S0IN #25 PCNT0_S1IN #24	US0_TX #25 US0_RX #24 US0_CLK #23 US0_CS #22 US0_CTS #21 US0_RTS #20 US1_TX #25 US1_RX #24 US1_CLK #23 US1_CS #22 US1_CTS #21 US1_RTS #20 LEU0_TX #25 LEU0_RX #24 I2C0_SDA #25 I2C0_SCL #24	FRC_DCLK #25 FRC_DOUT #24 FRC_DFRAME #23 MODEM_DCLK #25 MODEM_DIN #24 MO- DEM_DOUT #23 MODEM_ANT0 #22 MO- DEM_ANT1 #21	PRS_CH0 #1 PRS_CH1 #0 PRS_CH2 #7 PRS_CH3 #6 ACMP0_O #25 ACMP1_O #25 DBG_SWDIOTMS #0
23	PF2	BUSAX [ADC0: APORT1XCH18 ACMP0: APORT1XCH18 ACMP1: APORT1XCH18] BUSBY [ADC0: APORT2YCH18 ACMP0: APORT2YCH18 ACMP1: APORT2YCH18	TIM0_CC0 #26 TIM0_CC1 #25 TIM0_CC2 #24 TIM0_CDTI0 #23 TIM0_CDTI1 #22 TIM0_CDTI2 #21 TIM1_CC0 #26 TIM1_CC1 #25 TIM1_CC2 #24 TIM1_CC3 #23 LE- TIM0_OUT0 #26 LETIM0_OUT1 #25 PCNT0_S0IN #26 PCNT0_S1IN #25	US0_TX #26 US0_RX #25 US0_CLK #24 US0_CS #23 US0_CTS #22 US0_RTS #21 US1_TX #26 US1_RX #25 US1_CLK #24 US1_CS #23 US1_CTS #22 US1_RTS #21 LEU0_TX #26 LEU0_RX #25 I2C0_SDA #26 I2C0_SCL #25	FRC_DCLK #26 FRC_DOUT #25 FRC_DFRAME #24 MODEM_DCLK #26 MODEM_DIN #25 MO- DEM_DOUT #24 MODEM_ANT0 #23 MO- DEM_ANT1 #22	CMU_CLK0 #6 PRS_CH0 #2 PRS_CH1 #1 PRS_CH2 #0 PRS_CH3 #7 ACMP0_O #26 ACMP1_O #26 DBG_TDO #0 DBG_SWO #0 GPIO_EM4WU0
24	PF3	BUSAY [ADC0: APORT1YCH19 ACMP0: APORT1YCH19 ACMP1: APORT1YCH19] BUSBX [ADC0: APORT2XCH19 ACMP0: APORT2XCH19 ACMP1: APORT2XCH19	TIM0_CC0 #27 TIM0_CC1 #26 TIM0_CC2 #25 TIM0_CDTI0 #24 TIM0_CDTI1 #23 TIM0_CDTI2 #22 TIM1_CC0 #27 TIM1_CC1 #26 TIM1_CC2 #25 TIM1_CC3 #24 LE- TIM0_OUT0 #27 LETIM0_OUT1 #26 PCNT0_S0IN #27 PCNT0_S1IN #26	US0_TX #27 US0_RX #26 US0_CLK #25 US0_CS #24 US0_CTS #23 US0_RTS #22 US1_TX #27 US1_RX #26 US1_CLK #25 US1_CS #24 US1_CTS #23 US1_RTS #22 LEU0_TX #27 LEU0_RX #26 I2C0_SDA #27 I2C0_SCL #26	FRC_DCLK #27 FRC_DOUT #26 FRC_DFRAME #25 MODEM_DCLK #27 MODEM_DIN #26 MO- DEM_DOUT #25 MODEM_ANT0 #24 MO- DEM_ANT1 #23	CMU_CLK1 #6 PRS_CH0 #3 PRS_CH1 #2 PRS_CH2 #1 PRS_CH3 #0 ACMP0_O #27 ACMP1_O #27 DBG_TDI #0

В	GM111		Pin Altern	nate Functionality / [	Description	
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other
25	PF4	BUSAX [ADC0: APORT1XCH20 ACMP0: APORT1XCH20 ACMP1: APORT1XCH20] BUSBY [ADC0: APORT2YCH20 ACMP0: APORT2YCH20 ACMP1: APORT2YCH20 ACMP1: APORT2YCH20]	TIM0_CC0 #28 TIM0_CC1 #27 TIM0_CC2 #26 TIM0_CDTI0 #25 TIM0_CDTI1 #24 TIM0_CDTI2 #23 TIM1_CC0 #28 TIM1_CC1 #27 TIM1_CC2 #26 TIM1_CC3 #25 LE- TIM0_OUT0 #28 LETIM0_OUT1 #27 PCNT0_S0IN #28 PCNT0_S1IN #27	US0_TX #28 US0_RX #27 US0_CLK #26 US0_CS #25 US0_CTS #24 US0_RTS #23 US1_TX #28 US1_RX #27 US1_CLK #26 US1_CS #25 US1_CTS #24 US1_RTS #23 LEU0_TX #28 LEU0_RX #27 I2C0_SDA #28 I2C0_SCL #27	FRC_DCLK #28 FRC_DOUT #27 FRC_DFRAME #26 MODEM_DCLK #28 MODEM_DIN #27 MO- DEM_DOUT #26 MODEM_ANT0 #25 MO- DEM_ANT1 #24	PRS_CH0 #4 PRS_CH1 #3 PRS_CH2 #2 PRS_CH3 #1 ACMP0_O #28 ACMP1_O #28
26	PF5	BUSAY [ADC0: APORT1YCH21 ACMP0: APORT1YCH21 ACMP1: APORT1YCH21] BUSBX [ADC0: APORT2XCH21 ACMP0: APORT2XCH21 ACMP1: APORT2XCH21 ACMP1: APORT2XCH21]	TIM0_CC0 #29 TIM0_CC1 #28 TIM0_CC2 #27 TIM0_CDTI0 #26 TIM0_CDTI1 #25 TIM0_CDTI2 #24 TIM1_CC0 #29 TIM1_CC1 #28 TIM1_CC2 #27 TIM1_CC3 #26 LE- TIM0_OUT0 #29 LETIM0_OUT1 #28 PCNT0_S0IN #29 PCNT0_S1IN #28	US0_TX #29 US0_RX #28 US0_CLK #27 US0_CS #26 US0_CTS #25 US0_RTS #24 US1_TX #29 US1_RX #28 US1_CLK #27 US1_CS #26 US1_CTS #25 US1_RTS #24 LEU0_TX #29 LEU0_RX #28 I2C0_SDA #29 I2C0_SCL #28	FRC_DCLK #29 FRC_DOUT #28 FRC_DFRAME #27 MODEM_DCLK #29 MODEM_DIN #28 MO- DEM_DOUT #27 MODEM_ANT0 #26 MO- DEM_ANT1 #25	PRS_CH0 #5 PRS_CH1 #4 PRS_CH2 #3 PRS_CH3 #2 ACMP0_O #29 ACMP1_O #29
27	PF6	BUSAX [ADC0: APORT1XCH22 ACMP0: APORT1XCH22 ACMP1: APORT1XCH22] BUSBY [ADC0: APORT2YCH22 ACMP0: APORT2YCH22 ACMP1: APORT2YCH22 ACMP1: APORT2YCH22]	TIM0_CC0 #30 TIM0_CC1 #29 TIM0_CC2 #28 TIM0_CDTI0 #27 TIM0_CDTI1 #26 TIM0_CDTI2 #25 TIM1_CC0 #30 TIM1_CC1 #29 TIM1_CC2 #28 TIM1_CC3 #27 LE- TIM0_OUT0 #30 LETIM0_OUT1 #29 PCNT0_S0IN #30 PCNT0_S1IN #29	US0_TX #30 US0_RX #29 US0_CLK #28 US0_CS #27 US0_CTS #26 US0_RTS #25 US1_TX #30 US1_RX #29 US1_CLK #28 US1_CS #27 US1_CTS #26 US1_RTS #25 LEU0_TX #30 LEU0_RX #29 I2C0_SDA #30 I2C0_SCL #29	FRC_DCLK #30 FRC_DOUT #29 FRC_DFRAME #28 MODEM_DCLK #30 MODEM_DIN #29 MO- DEM_DOUT #28 MODEM_ANT0 #27 MO- DEM_ANT1 #26	CMU_CLK1 #7 PRS_CH0 #6 PRS_CH1 #5 PRS_CH2 #4 PRS_CH3 #3 ACMP0_O #30 ACMP1_O #30

В	GM111		Pin Altern	ate Functionality / [	Description		
Pin #	Pin Name	Analog	Timers	Communication	Radio	Other	
28	PF7	BUSAY [ADC0: APORT1YCH23 ACMP0: APORT1YCH23 ACMP1: APORT1YCH23] BUSBX [ADC0: APORT2XCH23 ACMP0: APORT2XCH23 ACMP1: APORT2XCH23 ACMP1: APORT2XCH23]	TIMO_CC0 #31 TIMO_CC1 #30 TIMO_CC2 #29 TIMO_CDTI0 #28 TIMO_CDTI1 #27 TIMO_CDTI2 #26 TIM1_CC0 #31 TIM1_CC1 #30 TIM1_CC2 #29 TIM1_CC3 #28 LE- TIMO_OUT0 #31 LETIMO_OUT0 #31 LETIMO_OUT1 #30 PCNT0_S0IN #31 PCNT0_S1IN #30	US0_TX #31 US0_RX #30 US0_CLK #29 US0_CS #28 US0_CTS #27 US0_RTS #26 US1_TX #31 US1_RX #30 US1_CLK #29 US1_CS #28 US1_CTS #27 US1_RTS #26 LEU0_TX #31 LEU0_RX #30 I2C0_SDA #31 I2C0_SCL #30	FRC_DCLK #31 FRC_DOUT #30 FRC_DFRAME #29 MODEM_DCLK #31 MODEM_DIN #30 MO- DEM_DOUT #29 MODEM_ANT0 #28 MO- DEM_ANT1 #27	CMU_CLK0 #7 PRS_CH0 #7 PRS_CH1 #6 PRS_CH2 #5 PRS_CH3 #4 ACMP0_O #31 ACMP1_O #31 GPIO_EM4WU1	
29	VDD	Module power supply	y				
RESETn Reset input, active low.To apply an external reset source to this pin, it is required to only driving reset, and let the internal pull-up ensure that reset is released.							
31	31 GND Ground						

## 7.1.1 GPIO Overview

The GPIO pins are organized as 16-bit ports indicated by letters A through F, and the individual pins on each port are indicated by a number from 15 down to 0.

Table 7.2. GPIO Pinout

Port	Pin 15	Pin 14	Pin 13	Pin 12	Pin 11	Pin 10	Pin 9	Pin 8	Pin 7	Pin 6	Pin 5	Pin 4	Pin 3	Pin 2	Pin 1	Pin 0
Port A	-	-	-	-	-	-	-	-	-	-	PA5 (5V)	PA4 (5V)	PA3 (5V)	PA2 (5V)	PA1	PA0
Port B	-	-	PB13 (5V)	-	PB11 (5V)	-	-	-	-	-	-	-	-	-	-	-
Port C	-	-	-	-	PC11 (5V)	PC10 (5V)	PC9 (5V)	PC8 (5V)	PC7 (5V)	PC6 (5V)	-	-	-	-	-	-
Port D	PD15 (5V)	PD14 (5V)	PD13 (5V)	-	-	-	-	-	-	-	-	-	-	-	-	-
Port E	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
Port F	-	-	-	-	-	-	-	-	PF7 (5V)	PF6 (5V)	PF5 (5V)	PF4 (5V)	PF3 (5V)	PF2 (5V)	PF1 (5V)	PF0 (5V)

Note: GPIO with 5V tolerance are indicated by (5V).

**Note:** The pins PA4, PA3, PA2, PB13, PB11, PD15, PD14 and PD13 will not be 5V tolerant on all future devices. In order to preserve upgrade options with full hardware compatibility, do not use these pins on 5V domains.

# 7.2 Alternate Functionality Pinout

A wide selection of alternate functionality is available for multiplexing to various pins. The following table shows the name of the alternate functionality in the first column, followed by columns showing the possible LOCATION bitfield settings.

**Note:** Some functionality, such as analog interfaces, do not have alternate settings or a LOCATION bitfield. In these cases, the pinout is shown in the column corresponding to LOCATION 0.

Table 7.3. Alternate functionality overview

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
ACMP0_O	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11	8: PB13 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Analog comparator ACMP0, digital out- put.
ACMP1_O	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11	8: PB13 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Analog comparator ACMP1, digital out- put.
ADC0_EXTN	0: PA0								Analog to digital converter ADC0 ex- ternal reference in- put negative pin
ADC0_EXTP	0: PA1								Analog to digital converter ADC0 ex- ternal reference in- put positive pin
CMU_CLK0	0: PA1 2: PC6 3: PC11	5: PD14 6: PF2 7: PF7							Clock Management Unit, clock output number 0.
CMU_CLK1	0: PA0 2: PC7 3: PC10	5: PD15 6: PF3 7: PF6							Clock Management Unit, clock output number 1.
DBG_SWCLKTCK	0: PF0								Debug-interface Serial Wire clock input and JTAG Test Clock. Note that this func- tion is enabled to the pin out of reset, and has a built-in pull down.
DBG_SWDIOTMS	0: PF1								Debug-interface Serial Wire data in- put / output and JTAG Test Mode Select.  Note that this func- tion is enabled to the pin out of reset, and has a built-in pull up.

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
	0: PF2								Debug-interface Serial Wire viewer Output.
DBG_SWO	1: PB13 2: PD15 3: PC11								Note that this function is not enabled after reset, and must be enabled by software to be used.
	0: PF3								Debug-interface JTAG Test Data In.
DBG_TDI	0. PF3								Note that this function is enabled to pin out of reset, and has a built-in pull up.
DBG TDO	0: PF2								Debug-interface JTAG Test Data Out.
DBG_IDO									Note that this function is enabled to pin out of reset.
FRC_DCLK	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11	8: PB13 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Frame Controller, Data Sniffer Clock.
FRC_DFRAME	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 6: PB13	9: PC6 10: PC7 11: PC8	12: PC9 13: PC10 14: PC11	19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3 26: PF4 27: PF5	28: PF6 29: PF7 30: PA0 31: PA1	Frame Controller, Data Sniffer Frame active
FRC_DOUT	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 7: PB13	10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	Frame Controller, Data Sniffer Out- put.
GPIO_EM4WU0	0: PF2								Pin can be used to wake the system up from EM4
GPIO_EM4WU1	0: PF7								Pin can be used to wake the system up from EM4
GPIO_EM4WU4	0: PD14								Pin can be used to wake the system up from EM4
GPIO_EM4WU8	0: PA3								Pin can be used to wake the system up from EM4

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
GPIO_EM4WU9	0: PB13								Pin can be used to wake the system up from EM4
GPIO_EM4WU12	0: PC10								Pin can be used to wake the system up from EM4
12C0_SCL	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 7: PB13	10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	I2C0 Serial Clock Line input / output.
12C0_SDA	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11	8: PB13 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	I2C0 Serial Data input / output.
LETIMO_OUTO	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11	8: PB13 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Low Energy Timer LETIM0, output channel 0.
LETIMO_OUT1	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 7: PB13	10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	Low Energy Timer LETIM0, output channel 1.
LEU0_RX	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 7: PB13	10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	LEUART0 Receive input.
LEU0_TX	0: PA1 1: PA2 2: PA3 3: PA4	4: PA4 5: PA5 6: PB11	8: PB13 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	LEUART0 Transmit output. Also used as receive input in half-duplex commu- nication.
MODEM_ANT0	0: PA3 1: PA4 2: PA5 3: PB11	5: PB13	8: PC6 9: PC7 10: PC8 11: PC9	12: PC10 13: PC11	18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3 25: PF4 26: PF5 27: PF6	28: PF7 29: PA0 30: PA1 31: PA2	MODEM antenna control output 0, used for antenna diversity.
MODEM_ANT1	0: PA4 1: PA5 2: PB11	4: PB13 7: PC6	8: PC7 9: PC8 10: PC9 11: PC10	12: PC11	17: PD13 18: PD14 19: PD15	20: PF0 21: PF1 22: PF2 23: PF3	24: PF4 25: PF5 26: PF6 27: PF7	28: PA0 29: PA1 30: PA2 31: PA3	MODEM antenna control output 1, used for antenna diversity.
MODEM_DCLK	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11	8: PB13 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	MODEM data clock out.
MODEM_DIN	0: PA1 1: PA2 2: PA3 3: PA4	4: PA4 5: PB11 7: PB13	10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	MODEM data in.
MODEM_DOUT	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 6: PB13	9: PC6 10: PC7 11: PC8	12: PC9 13: PC10 14: PC11	19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3 26: PF4 27: PF5	28: PF6 29: PF7 30: PA0 31: PA1	MODEM data out.

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
PCNT0_S0IN	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11	8: PB13 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Pulse Counter PCNT0 input num- ber 0.
PCNT0_S1IN	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 7: PB13	10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	Pulse Counter PCNT0 input num- ber 1.
PRS_CH0	0: PF0 1: PF1 2: PF2 3: PF3	4: PF4 5: PF5 6: PF6 7: PF7	8: PC6 9: PC7 10: PC8 11: PC9	12: PC10 13: PC11					Peripheral Reflex System PRS, chan- nel 0.
PRS_CH1	0: PF1 1: PF2 2: PF3 3: PF4	4: PF5 5: PF6 6: PF7 7: PF0							Peripheral Reflex System PRS, chan- nel 1.
PRS_CH2	0: PF2 1: PF3 2: PF4 3: PF5	4: PF6 5: PF7 6: PF0 7: PF1							Peripheral Reflex System PRS, chan- nel 2.
PRS_CH3	0: PF3 1: PF4 2: PF5 3: PF6	4: PF7 5: PF0 6: PF1 7: PF2		12: PD13 13: PD14 14: PD15					Peripheral Reflex System PRS, chan- nel 3.
PRS_CH4		4: PD13 5: PD14 6: PD15							Peripheral Reflex System PRS, chan- nel 4.
PRS_CH5	3: PD13	4: PD14 5: PD15							Peripheral Reflex System PRS, chan- nel 5.
PRS_CH6	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11	8: PB13	15: PD13	16: PD14 17: PD15				Peripheral Reflex System PRS, chan- nel 6.
PRS_CH7	0: PA1 1: PA1 2: PA2 3: PA3	4: PA5 5: PB11 7: PB13	10: PA0						Peripheral Reflex System PRS, chan- nel 7.
PRS_CH8	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 6: PB13	9: PA0 10: PA1						Peripheral Reflex System PRS, chan- nel 8.
PRS_CH9	0: PA3 1: PA4 2: PA5 3: PB11	5: PB13	8: PA0 9: PA1 10: PA2 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11				Peripheral Reflex System PRS, chan- nel 9.
PRS_CH10	0: PC6 1: PC7 2: PC8 3: PC9	4: PC10 5: PC11							Peripheral Reflex System PRS, chan- nel 10.

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
PRS_CH11	0: PC7 1: PC8 2: PC9 3: PC10	4: PC11 5: PC6							Peripheral Reflex System PRS, chan- nel 11.
TIM0_CC0	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11	8: PB13 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Timer 0 Capture Compare input / output channel 0.
TIM0_CC1	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 7: PB13	10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	Timer 0 Capture Compare input / output channel 1.
TIM0_CC2	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 6: PB13	9: PC6 10: PC7 11: PC8	12: PC9 13: PC10 14: PC11	19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3 26: PF4 27: PF5	28: PF6 29: PF7 30: PA0 31: PA1	Timer 0 Capture Compare input / output channel 2.
TIM0_CDTI0	0: PA3 1: PA4 2: PA5 3: PB11	5: PB13	8: PC6 9: PC7 10: PC8 11: PC9	12: PC10 13: PC11	18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3 25: PF4 26: PF5 27: PF6	28: PF7 29: PA0 30: PA1 31: PA2	Timer 0 Complimentary Dead Time Insertion channel 0.
TIM0_CDTI1	0: PA4 1: PA5 2: PB11	4: PB13 7: PC6	8: PC7 9: PC8 10: PC9 11: PC10	12: PC11	17: PD13 18: PD14 19: PD15	20: PF0 21: PF1 22: PF2 23: PF3	24: PF4 25: PF5 26: PF6 27: PF7	28: PA0 29: PA1 30: PA2 31: PA3	Timer 0 Complimentary Dead Time Insertion channel 1.
TIM0_CDTI2	0: PA5 1: PB11 3: PB13	6: PC6 7: PC7	8: PC8 9: PC9 10: PC10 11: PC11		16: PD13 17: PD14 18: PD15 19: PF0	20: PF1 21: PF2 22: PF3 24: PF4	24: PF4 25: PF6 26: PF7 27: PA0	28: PA1 29: PA2 30: PA3 31: PA4	Timer 0 Complimentary Dead Time Insertion channel 2.
TIM1_CC0	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11	8: PB13 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	Timer 1 Capture Compare input / output channel 0.
TIM1_CC1	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 7: PB13	10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	Timer 1 Capture Compare input / output channel 1.
TIM1_CC2	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 6: PB13	9: PC6 10: PC7 11: PC8	12: PC9 13: PC10 14: PC11	19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3 26: PF4 27: PF5	28: PF6 29: PF7 30: PA0 31: PA1	Timer 1 Capture Compare input / output channel 2.
TIM1_CC3	0: PA3 1: PA4 2: PA5 3: PB11	5: PB13	8: PC6 9: PC7 10: PC8 11: PC9	12: PC10 13: PC11	18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3 25: PF4 26: PF6 27: PF6	28: PF7 29: PA0 30: PA1 31: PA2	Timer 1 Capture Compare input / output channel 3.
US0_CLK	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 6: PB13	9: PC6 10: PC7 11: PC8	12: PC9 13: PC10 14: PC11	19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3 26: PF4 27: PF5	28: PF6 29: PF7 30: PA0 31: PA1	USART0 clock in- put / output.
US0_CS	0: PA3 1: PA4 2: PA5 3: PB11	5: PB13	8: PC6 9: PC7 10: PC8 11: PC9	12: PC10 13: PC11	18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3 25: PF4 26: PF5 27: PF6	28: PF7 29: PA0 30: PA1 31: PA2	USART0 chip se- lect input / output.

Alternate				LOCA	ATION				
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
US0_CTS	0: PA4 1: PA5 2: PB11	4: PB13 7: PC6	8: PC7 9: PC8 10: PC9 11: PC10	12: PC11	17: PD13 18: PD14 19: PD15	20: PF0 21: PF1 22: PF2 23: PF3	24: PF4 25: PF5 26: PF6 27: PF7	28: PA0 29: PA1 30: PA2 31: PA3	USART0 Clear To Send hardware flow control input.
US0_RTS	0: PA5 1: PB11 3: PB13	6: PC6 7: PC7	8: PC8 9: PC9 10: PC10 11: PC11		16: PD13 17: PD14 18: PD15 19: PF0	20: PF1 21: PF2 22: PF3 23: PF4	24: PF5 25: PF6 26: PF7 27: PA0	28: PA1 29: PA2 30: PA3 31: PA4	USART0 Request To Send hardware flow control output.
US0_RX	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 7: PB13	10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	USARTO Asynchro- nous Receive.  USARTO Synchro- nous mode Master Input / Slave Out- put (MISO).
US0_TX	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11	8: PB13 11: PC6	12: PC7 13: PC8 14: PC9 15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	USARTO Asynchro- nous Transmit. Al- so used as receive input in half duplex communication. USARTO Synchro- nous mode Master Output / Slave In- put (MOSI).
US1_CLK	0: PA2 1: PA3 2: PA4 3: PA5	4: PB11 6: PB13	9: PC6 10: PC7 11: PC8	12: PC9 13: PC10 14: PC11	19: PD13	20: PD14 21: PD15 22: PF0 23: PF1	24: PF2 25: PF3 26: PF4 27: PF5	28: PF6 29: PF7 30: PA0 31: PA1	USART1 clock in- put / output.
US1_CS	0: PA3 1: PA4 2: PA5 3: PB11	5: PB13	8: PC6 9: PC7 10: PC8 11: PC9	12: PC10 13: PC11	18: PD13 19: PD14	20: PD15 21: PF0 22: PF1 23: PF2	24: PF3 25: PF4 26: PF5 27: PF6	28: PF7 29: PA0 30: PA1 31: PA2	USART1 chip se- lect input / output.
US1_CTS	0: PA4 1: PA5 2: PB11	4: PB13 7: PC6	8: PC7 9: PC8 10: PC9 11: PC10	12: PC11	17: PD13 18: PD14 19: PD15	20: PF0 21: PF1 22: PF2 23: PF3	24: PF4 25: PF5 26: PF6 27: PF7	28: PA0 29: PA1 30: PA2 31: PA3	USART1 Clear To Send hardware flow control input.
US1_RTS	0: PA5 1: PB11 3: PB13	6: PC6 7: PC7	8: PC8 9: PC9 10: PC10 11: PC11		16: PD13 17: PD14 18: PD15 19: PF0	20: PF1 21: PF2 22: PF3 23: PF4	24: PF5 25: PF6 26: PF7 27: PA0	28: PA1 29: PA2 30: PA3 31: PA4	USART1 Request To Send hardware flow control output.
US1_RX	0: PA1 1: PA2 2: PA3 3: PA4	4: PA5 5: PB11 7: PB13	10: PC6 11: PC7	12: PC8 13: PC9 14: PC10 15: PC11		20: PD13 21: PD14 22: PD15 23: PF0	24: PF1 25: PF2 26: PF3 27: PF4	28: PF5 29: PF6 30: PF7 31: PA0	USART1 Asynchro- nous Receive.  USART1 Synchro- nous mode Master Input / Slave Out- put (MISO).

Alternate	LOCATION								
Functionality	0 - 3	4 - 7	8 - 11	12 - 15	16 - 19	20 - 23	24 - 27	28 - 31	Description
US1_TX	0: PA0 1: PA1 2: PA2 3: PA3	4: PA4 5: PA5 6: PB11	8: PB13 11: PC6	12: PC7 13: PC8 14. PC9 15: PC10	16: PC11	21: PD13 22: PD14 23: PD15	24: PF0 25: PF1 26: PF2 27: PF3	28: PF4 29: PF5 30: PF6 31: PF7	USART1 Asynchro- nous Transmit. Al- so used as receive input in half duplex communication. USART1 Synchro- nous mode Master Output / Slave In- put (MOSI).

## 7.3 Analog Port (APORT)

The Analog Port (APORT) is an infrastructure used to connect chip pins with on-chip analog clients such as analog comparators, ADCs, and DACs. The APORT consists of wires, switches, and control needed to configurably implement the routes. Please see the device Reference Manual for a complete description.




Figure 7.2. BGM111 APORT

Table 7.4. APORT Client Map

Analog Module	Analog Module Channel	Shared Bus	Pin
ACMP0	APORT1XCH6	BUSAX	PC6
	APORT1XCH8		PC8
	APORT1XCH10		PC10
	APORT1XCH16		PF0
	APORT1XCH18		PF2
	APORT1XCH20		PF4
	APORT1XCH22		PF6
ACMP0	APORT1YCH7	BUSAY	PC7
	APORT1YCH9		PC9
	APORT1YCH11		PC11
	APORT1YCH17		PF1
	APORT1YCH19		PF3
	APORT1YCH21		PF5
	APORT1YCH23		PF7
ACMP0	APORT2XCH7	BUSBX	PC7
	APORT2XCH9		PC9
	APORT2XCH11		PC11
	APORT2XCH17		PF1
	APORT2XCH19		PF3
	APORT2XCH21		PF5
	APORT2XCH23		PF7
ACMP0	APORT2YCH6	BUSBY	PC6
	APORT2YCH8		PC8
	APORT2YCH10		PC10
	APORT2YCH16		PF0
	APORT2YCH18		PF2
	APORT2YCH20		PF4
	APORT2YCH22		PF6

Analog Module	Analog Module Channel	Shared Bus	Pin
ACMP0	APORT3XCH2	BUSCX	
	APORT3XCH4		
	APORT3XCH6		PD14
	APORT3XCH8		PA0
	APORT3XCH10		PA2
	APORT3XCH12		PA4
	APORT3XCH28		
	APORT3XCH30		
ACMP0	APORT3YCH3	BUSCY	
	APORT3YCH5		PD13
	APORT3YCH7		PD15
	APORT3YCH9		PA1
	APORT3YCH11		PA3
	APORT3YCH13		PA5
	APORT3YCH27		PB11
	APORT3YCH29		PB13
	APORT3YCH31		
ACMP0	APORT4XCH3	BUSDX	
	APORT4XCH5		PD13
	APORT4XCH7		PD15
	APORT4XCH9		PA1
	APORT4XCH11		PA3
	APORT4XCH13		PA5
	APORT4XCH27		PB11
	APORT4XCH29		PB13
	APORT4XCH31		
ACMP0	APORT4YCH2	BUSDY	
	APORT4YCH4		
	APORT4YCH6	1	PD14
	APORT4YCH8	1	PA0
	APORT4YCH10	1	PA2
	APORT4YCH12	1	PA4
	APORT4YCH28	1	
	APORT4YCH30		

Analog Module	Analog Module Channel	Shared Bus	Pin
ACMP1	APORT1XCH6	BUSAX	PC6
	APORT1XCH8		PC8
	APORT1XCH10		PC10
	APORT1XCH16		PF0
	APORT1XCH18		PF2
	APORT1XCH20		PF4
	APORT1XCH22		PF6
ACMP1	APORT1YCH7	BUSAY	PC7
	APORT1YCH9		PC9
	APORT1YCH11		PC11
	APORT1YCH17		PF1
	APORT1YCH19		PF3
	APORT1YCH21		PF5
	APORT1YCH23		PF7
ACMP1	APORT2XCH7	BUSBX	PC7
	APORT2XCH9		PC9
	APORT2XCH11		PC11
	APORT2XCH17		PF1
	APORT2XCH19		PF3
	APORT2XCH21		PF5
	APORT2XCH23		PF7
ACMP1	APORT2YCH6	BUSBY	PC6
	APORT2YCH8		PC8
	APORT2YCH10		PC10
	APORT2YCH16		PF0
	APORT2YCH18		PF2
	APORT2YCH20		PF4
	APORT2YCH22		PF6
ACMP1	APORT3XCH2	BUSCX	
	APORT3XCH4		
	APORT3XCH6		PD14
	APORT3XCH8		PA0
	APORT3XCH10		PA2
	APORT3XCH12		PA4
	APORT3XCH28		
	APORT3XCH30		

Analog Module	Analog Module Channel	Shared Bus	Pin
ACMP1	APORT3YCH3	BUSCY	
	APORT3YCH5		PD13
	APORT3YCH7		PD15
	APORT3YCH9		PA1
	APORT3YCH11	_	PA3
	APORT3YCH13		PA5
	APORT3YCH27		PB11
	APORT3YCH29		PB13
	APORT3YCH31		
ACMP1	APORT4XCH3	BUSDX	
	APORT4XCH5		PD13
	APORT4XCH7		PD15
	APORT4XCH9	_	PA1
	APORT4XCH11		PA3
	APORT4XCH13		PA5
	APORT4XCH27		PB11
	APORT4XCH29		PB13
	APORT4XCH31		
ACMP1	APORT4YCH2	BUSDY	
	APORT4YCH4		
	APORT4YCH6		PD14
	APORT4YCH8		PA0
	APORT4YCH10		PA2
	APORT4YCH12		PA4
	APORT4YCH28		
	APORT4YCH30		
ADC0	APORT1XCH6	BUSAX	PC6
	APORT1XCH8		PC8
	APORT1XCH10		PC10
	APORT1XCH16		PF0
	APORT1XCH18		PF2
	APORT1XCH20		PF4
	APORT1XCH22		PF6

Analog Module	Analog Module Channel	Shared Bus	Pin
ADC0	APORT1YCH7	BUSAY	PC7
	APORT1YCH9		PC9
	APORT1YCH11		PC11
	APORT1YCH17		PF1
	APORT1YCH19		PF3
	APORT1YCH21		PF5
	APORT1YCH23		PF7
ADC0	APORT2XCH7	BUSBX	PC7
	APORT2XCH9		PC9
	APORT2XCH11		PC11
	APORT2XCH17		PF1
	APORT2XCH19		PF3
	APORT2XCH21		PF5
	APORT2XCH23		PF7
ADC0	APORT2YCH6	BUSBY	PC6
	APORT2YCH8		PC8
	APORT2YCH10		PC10
	APORT2YCH16		PF0
	APORT2YCH18		PF2
	APORT2YCH20		PF4
	APORT2YCH22		PF6
ADC0	APORT3XCH2	BUSCX PD14 PA0 PA2 PA4	
	APORT3XCH4		
	APORT3XCH6		PD14
	APORT3XCH8		PA0
	APORT3XCH10		PA2
	APORT3XCH12		PA4
	APORT3XCH28		
	APORT3XCH30		

Analog Module	Analog Module Channel	Shared Bus	Pin
ADC0	APORT3YCH3	BUSCY	
	APORT3YCH5		PD13
	APORT3YCH7		PD15
	APORT3YCH9		PA1
	APORT3YCH11		PA3
	APORT3YCH13		PA5
	APORT3YCH27		PB11
	APORT3YCH29		PB13
	APORT3YCH31		
ADC0	APORT4XCH3	BUSDX	
	APORT4XCH5		PD13
	APORT4XCH7		PD15
	APORT4XCH9		PA1
	APORT4XCH11		PA3
	APORT4XCH13		PA5
	APORT4XCH27		PB11
	APORT4XCH29		PB13
	APORT4XCH31		
ADC0	APORT4YCH2	BUSDY	
	APORT4YCH4		
	APORT4YCH6		PD14
	APORT4YCH8		PA0
	APORT4YCH10		PA2
	APORT4YCH12		PA4
	APORT4YCH28		
	APORT4YCH30		
IDAC0	APORT1XCH2	BUSCX PD14 PA0 PA2	
	APORT1XCH4		
	APORT1XCH6		PD14
	APORT1XCH8		PA0
	APORT1XCH10		PA2
	APORT1XCH12	1	PA4
	APORT1XCH28	1	
	APORT1XCH30		

Analog Module	Analog Module Channel	Shared Bus	Pin
IDAC0	APORT1YCH3	BUSCY	
	APORT1YCH5		PD13
	APORT1YCH7		PD15
	APORT1YCH9		PA1
	APORT1YCH11	-	PA3
	APORT1YCH13		PA5
	APORT1YCH27		PB11
	APORT1YCH29		PB13
	APORT1YCH31		

# 8. Package Specifications

### 8.1 BGM111 Dimensions




Figure 8.1. BGM111 Package Dimensions

## 8.2 BGM111 Package Marking

The figure below shows the package markings printed on the module.






Table 8.1. Explanations

Marking	Explanation
YY	Last 2 digits of manufacturing year • Example: 17 = 2017
ww	Work week (01-53)
R	Product Revision or FW Revision
М	Contract Manufacturer Site assigned by Silicon Labs
TT	Unique Batch ID assigned by CM (2 characters A-Z)

Figure 8.2. BGM111 Package Marking

## 8.3 BGM111 Module Dimensions and Footprint

The figure below shows the Module dimensions and footprint.




Figure 8.3. BGM111 Dimensions and Footprint

## 8.4 BGM111 Land Pattern

The figure below shows the recommended land pattern.




Figure 8.4. BGM111 Recommended PCB Land Pattern

## 9. Tape and Reel Specifications

## 9.1 Tape and Reel Packaging

This section contains information regarding the tape and reel packaging for the BGM111 Blue Gecko Module.

## 9.2 Reel and Tape Specifications

• Reel material: Polystyrene (PS)

· Reel diameter: 13 inches (330 mm)

- · Number of modules per reel: 1000 pcs
- · Disk deformation, folding whitening and mold imperfections: Not allowed
- · Disk set: consists of two 13 inch (330 mm) rotary round disks and one central axis (100 mm)
- · Antistatic treatment: Required
- Surface resistivity:  $10^4 10^9 \Omega/\text{sq}$ .




Figure 9.1. Reel Dimensions - Side View

Symbol	Dimensions [mm]
W0	32.5 ± 0.3
W1	37.1 ± 1.0




Figure 9.2. Cover Tape Information

Symbol	Dimensions [mm]
Thickness (T)	0.061
Width (W)	25.5 + 0.2




Figure 9.3. Tape information

### 9.3 Orientation and Tape Feed

The user direction of feed, start and end of tape on reel and orientation of the Modules on the tape are shown in the figures below.




Figure 9.4. Module Orientation and Feed Direction

## 9.4 Tape and Reel Box Dimensions




Figure 9.5. Tape and Reel Box Dimensions

Symbol	Dimensions [mm]
W <sub>2</sub>	368
W <sub>3</sub>	338
W <sub>4</sub>	72

## 9.5 Moisture Sensitivity Level

Reels are delivered in packing which conforms to MSL3 (Moisture Sensitivity Level 3) requirements.

## 10. Soldering Recommendations

## 10.1 Soldering Recommendations

This section describes the soldering recommendations regarding BGM111 Module.

BGM111 is compatible with industrial standard reflow profile for Pb-free solders. The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer efficiency of the oven, and particular type of solder paste used.

- · Refer to technical documentations of particular solder paste for profile configurations.
- · Avoid usining more than two reflow cycles.
- Aperture size of the stencil should be 1:1 with the pad size.
- A no-clean, type-3 solder paste is recommended.
- For further recommendation, please refer to the JEDEC/IPC J-STD-020, IPC-SM-782 and IPC 7351 guidelines.

#### 11. Certifications

#### 11.1 Bluetooth

The BGM111 is Bluetooth qualified.

The Bluetooth declaration ID is D030732.

#### 11.2 CE

The BGM111 module is in conformity with the essential requirements and other relevant requirements of the Radio Equipment Directive (RED). Please note that every application using the BGM111 will need to perform the radio EMC tests on the end product according to EN 301 489-17.

Separate RF testing is not required provided that the customer follows the module manufacturer's recommendations and instructions and does not make modifications e.g. to the provided antenna solutions or requirements.

A formal DoC is available via www.silabs.com.

#### 11.3 FCC

This device complies with Part 15 of the FCC Rules. Operation is subject to the following two conditions:

- 1. This device may not cause harmful interference, and
- 2. This device must accept any interference received, including interference that may cause undesirable operation.

Any changes or modifications not expressly approved by Silicon Labs could void the user's authority to operate the equipment.

#### **FCC RF Radiation Exposure Statement:**

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. End users must follow the specific operating instructions for satisfying RF exposure compliance. This transmitter meets both portable and mobile limits as demonstrated in the RF Exposure Analysis. This transmitter must not be co-located or operating in conjunction with any other antenna or transmitter except in accordance with FCC multi-transmitter product procedures. As long as the condition above is met, further transmitter testing will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed (for example, digital device emissions, PC peripheral requirements, etc.).

### **OEM Responsibilities to comply with FCC Regulations**

The BGM111 Module has been certified for integration into products only by OEM integrators under the following condition:

- The antenna(s) must be installed such that a minimum separation distance of 0 mm is maintained between the radiator (antenna) and all persons at all times.
- The transmitter module must not be co-located or operating in conjunction with any other antenna or transmitter except in accordance with FCC multi-transmitter product procedures.

As long as the conditions above are met, further transmitter testing will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed (for example, digital device emissions, PC peripheral requirements, etc.).

**Note:** In the event that this condition cannot be met (for certain configurations or co-location with another transmitter), then the FCC authorization is no longer considered valid and the FCC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate FCC authorization.

#### **End Product Labeling**

The BGM111 Module is labeled with its own FCC ID. If the FCC ID is not visible when the module is installed inside another device, then the outside of the device into which the module is installed must also display a label referring to the enclosed module. In that case, the final end product must be labeled in a visible area with the following:

"Contains Transmitter Module FCC ID: QOQBGM111"

or

#### "Contains FCC ID: QOQBGM111"

The OEM integrator must not provide information to the end user regarding how to install or remove this RF module or change RF related parameters in the user manual of the end product.

#### 11.4 IC

### IC (English)

This radio transmitter has been approved by Industry Canada to operate with the embedded chip antenna. Other antenna types are strictly prohibited for use with this device.

This device complies with Industry Canada's license-exempt RSS standards. Operation is subject to the following two conditions:

- 1. This device may not cause interference; and
- 2. This device must accept any interference, including interference that may cause undesired operation of the device.

### **RF Exposure Statement**

Exception from routine SAR evaluation limits are given in RSS-102 Issue 5. BGM111 meets the given requirements when the minimum separation distance to human body 15 mm. RF exposure or SAR evaluation is not required when the separation distance is 15 mm or more. If the separation distance is less than 15 mm the OEM integrator is responsible for evaluating the SAR.

### **OEM Responsibilities to comply with IC Regulations**

The BGM111 Module has been certified for integration into products only by OEM integrators under the following conditions:

- The antenna(s) must be installed such that a minimum separation distance of 15 mm is maintained between the radiator (antenna) and all persons at all times.
- · The transmitter module must not be co-located or operating in conjunction with any other antenna or transmitter.

As long as the two conditions above are met, further transmitter testing will not be required. However, the OEM integrator is still responsible for testing their end-product for any additional compliance requirements required with this module installed (for example, digital device emissions, PC peripheral requirements, etc.).

**Note:** In the event that these conditions cannot be met (for certain configurations or co-location with another transmitter), then the IC authorization is no longer considered valid and the IC ID cannot be used on the final product. In these circumstances, the OEM integrator will be responsible for re-evaluating the end product (including the transmitter) and obtaining a separate IC authorization.

#### **End Product Labeling**

The BGM111 module is labeled with its own IC ID. If the IC ID is not visible when the module is installed inside another device, then the outside of the device into which the module is installed must also display a label referring to the enclosed module. In that case, the final end product must be labeled in a visible area with the following:

### "Contains Transmitter Module IC: 5123A-BGM111"

or

## "Contains IC: 5123A-BGM111"

The OEM integrator has to be aware not to provide information to the end user regarding how to install or remove this RF module or change RF related parameters in the user manual of the end product.

### IC (Français)

Cet émetteur radio (IC : 5123A-BGM111) a reçu l'approbation d'Industrie Canada pour une exploitation avec l'antenne puce incorporée. Il est strictement interdit d'utiliser d'autres types d'antenne avec cet appareil.

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes:

- 1. L'appareil ne doit pas produire de brouillage; et
- 2. L'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible de provoquer un fonctionnement non désiré de l'appareil.

#### Déclaration relative à l'exposition aux radiofréquences (RF)

Les limites applicables à l'exemption de l'évaluation courante du DAS sont énoncées dans le CNR 102, 5e édition. Le module Bluetooth BGM111 répond aux exigences données quand la distance de séparation minimum par rapport au corps humain est de 15 mm. L'évaluation de l'exposition aux RF ou du DAS n'est pas requise quand la distance de séparation est de 15 mm ou plus. Si la distance de séparation est inférieure à 15 mm, il incombe à l'intégrateur FEO d'évaluer le DAS.

## Responsabilités du FEO ayant trait à la conformité avec les règlements IC

Le Module Bluetooth BGM111 a été certifié pour une intégration dans des produits uniquement par les intégrateurs FEO dans les conditions suivantes:

- La ou les antennes doivent être installées de telle façon qu'une distance de séparation minimum de 15 mm soit maintenue entre le radiateur (antenne) et toute personne à tout moment.
- · Le module émetteur ne doit pas être installé au même endroit ou fonctionner conjointement avec toute autre antenne ou émetteur.

Dès lors que les deux conditions ci-dessus sont respectées, aucun test supplémentaire de l'émetteur n'est obligatoire. Cependant, il incombe toujours à l'intégrateur FEO de tester la conformité de son produit final vis-à-vis de toute exigence supplémentaire requise avec ce module installé (par exemple, émissions de dispositifs numériques, exigences relatives aux matériels périphériques PC, etc).

**Note:** S'il s'avère que ces conditions ne peuvent être respectées (pour certaines configurations ou la colocation avec un autre émetteur), alors l'autorisation IC n'est plus considérée comme valide et l'identifiant IC ne peut plus être employé sur le produit final. Dans ces circonstances, l'intégrateur FEO aura la responsabilité de réévaluer le produit final (y compris l'émetteur) et d'obtenir une autorisation IC distincte.

### Étiquetage du produit final

L'étiquette du Module BGM111 porte son propre identifiant IC. Si l'identifiant IC n'est pas visible quand le module est installé à l'intérieur d'un autre appareil, alors l'extérieur de l'appareil dans lequel le module est installé doit aussi porter une étiquette faisant référence au module qu'il contient. Dans ce cas, une étiquette comportant les informations suivantes doit être apposée sur une partie visible du produit final.

"Contient le module émetteur IC: 5123A-BGM111"

ou

"Contient IC: 5123A-BGM111"

L'intégrateur FEO doit être conscient de ne pas fournir d'informations à l'utilisateur final permettant d'installer ou de retirer ce module RF ou de changer les paramètres liés aux RF dans le mode d'emploi du produit final.

#### 11.5 Japan

The BGM111 is certified in Japan with certification number 209-J00192

Since September 1, 2014 it is allowed (and highly recommended) that a manufacturer who integrates a radio module in their host equipment can place the certification mark and certification number (the same marking/number as depicted on the label of the radio module) on the outside of the host equipment. The certification mark and certification number must be placed close to the text in the Japanese language which is provided below. This change in the Radio Law has been made in order to enable users of the combination of host and radio module to verify if they are actually using a radio device which is approved for use in Japan.

当該機器には電波法に基づく、技術基準適合証明等を受けた特定無線設備を装着している。

Figure 11.1. Certification Text to be Placed on the Outside Surface of the Host Equipment

#### Translation of the text in the above figure:

"This equipment contains specified radio equipment that has been certified to the Technical Regulation Conformity Certification under the Radio Law."

The "Giteki" marking shown in the figure below must be affixed to an easily noticeable section of the specified radio equipment. Note that additional information may be required if the device is also subject to a telecom approval.



Figure 11.2. The Certification Mark to be Placed on the Outside Surface of the Host Equipment




Figure 11.3. The Certification Mark ("Giteki") Dimensions

The diameter of the mark must be 5 mm or greater. If the volume of the certified equipment is less than 100 cc, the diameter of the mark may be 3 mm or greater.

## 11.6 KC (South-Korea)

BGM111 Blue Gecko Bluetooth ® Module has certification in South-Korea.

Certification number: MSIP-CRM-BGT-BGM111

## 12. Revision History

#### 12.1 Revision 1.4

- · Figure 3.2 now included and updated.
- Table 4.2
  - VDD Operating supply voltage line in table and DCDC in regulation minimum value: footnote 3 added defining that the minimum voltage of 2.4 V for DCDC is specified at 100 mA.
- Table 4.11 output power variation vs supply at POUT<sub>MAX</sub> line and column Test Condition entry change to "With DCDC in bypass mode" and typical value changed from 3.8 to 2.3. The second sub-row removed.
- Typical Connection Diagrams
  - Fig 5.1 / Fig 5.2 / Fig 5.3: schematics redrawn and now include the mini simplicity connector.
- · Layout Guidelines
  - Figure 6.1 redrawn to include both BGM111A and BGM111E information.
  - · Min 17 mm changed to Optimally 17 mm
- · Package Specifications
  - · Figure 8.1 package dimensions: some tolerance values updated.
  - Figure 8.2 package Markings: Changed image to show BGM111A with YYWWRTT now updated to correct format.
  - · Figure 8.2 explanation of the YYWWMTT code included as a table.
  - Figure 8.3 BGM111 dimensions and footpring refreshed.
  - Figure 8.4 BGM111 recommended application PCB landpattern updated.
- · Certifications
  - Comment concerning RF testing added to CE section.
  - · Section 11.2 edited. R&TTE changed to RED.
  - · Japan certification mark info added.
  - · Giteki info added.

#### 12.2 Revision 1.3

- Alternate functionality overview table the following pins missing were added into table:
  - PA2 / PA3 / PA4 / PA5
  - PC6 / PC7 / PC8 / PC9
  - PF4 / PF5 / PF6 / PF7
- Alternate functionality overview table LEU0\_TX row added.
- · Alternate functionality overview table layout within cells in the table modified.
- · Feature list updated
- · Package marking updated

#### 12.3 Revision 1.2

- Updated figure 5.1 where SWDIO and SWCLK where reversed.
- · OPN table updated

### 12.4 Revision 1.1

- · Added soldering recommendations
- · Updated Tape and Reel specifications

#### 12.5 Revision 1.0

Update to 1.0 with characterization data for Full Production

#### 12.6 Revision 0.991

- · Power block image updated
- · Connection diagrams clarified concerning reset signal
- RESET pin renamed to RESETn
- LFXTAL\_P function removed from Table 7.3
- Table 4.1 Absolute Maximum Ratings updated
- · Table 4.2 General Operating Conditions updated
- · Section 4.1.3 DC-DC Converter updated
- · Table 4.11 updated
- · Table 4.13 updated
- Sections 4.1.6, 4.1.11, 4.1.13 and 4.1.14 edited to contain a short clarification of the VDD in relation to other voltages inside the Module
- · Table 4.15 updated
- · Feature list updated

#### 12.7 Revision 0.99

- · Effect of antenna GND plane image added
- · 2D radiation plot images added
- · Pinout diagram edited (RESET changed to RESETn)

#### 12.8 Revision 0.98

- · LFXO and HFXO tolerances added
- · Bluetooth Smart changed to Bluetooth
- · Design guidelines updated
- · Eletrical characteristics updated

#### 12.9 Revision 0.97

- · Electrical characteristics updated
- · Certification information updated
- · Packaging and Tape and Reel material updated

#### 12.10 Revision 0.96

- · Ordering information updated
- · FCC and IC IDs updated

## 12.11 Revision 0.95

- · Certification status updated
- · Current consumption figures added
- · New block diagram added

#### 12.12 Revision 0.94

- · Disclaimer section added to certifications chapter
- · TBD values updated

## 12.13 Revision 0.93

· Added a schematics to show connection principle with external host

### 12.14 Revision 0.92

· Corrected supply voltage range

## 12.15 Revision 0.91

• Style changes

## 12.16 Revision 0.90

· Preliminary data sheet





loT Portfolio www.silabs.com/loT



**SW/HW**www.silabs.com/simplicity



Quality www.silabs.com/quality



Support and Community community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice and limitation to product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Silicon Labs shall have no liability for the consequences of use of the information supplied herein. This document does not imply or express copyright licenses granted hereunder to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any Life Support System without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons.

#### **Trademark Information**

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, Silabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, Bluegiga®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadio®, Gecko®, ISOmodem®, Micrium, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA