

June 1986 Revised March 2000

# DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs

### **General Description**


This device contains two independent positive-edge-triggered J- $\overline{K}$  flip-flops with complementary outputs. The J and  $\overline{K}$  data is accepted by the flip-flop on the rising edge of the clock pulse. The triggering occurs at a voltage level and is not directly related to the transition time of the rising edge of the clock. The data on the J and  $\overline{K}$  inputs may be changed while the clock is HIGH or LOW as long as setup and hold times are not violated. A low logic level on the preset or clear inputs will set or reset the outputs regardless of the logic levels of the other inputs.

#### **Ordering Code:**

Order Number	Package Number	Package Description
DM74LS109AM	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow
DM74LS109AN	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

## **Connection Diagram**



## **Function Table**

	I	nputs	Outputs			
PR	CLR	CLK	J	K	Q	Q
L	Н	Х	Х	Х	Н	L
Н	L	Х	Х	Х	L	Н
L	L	Х	Х	Х	H (Note 1)	H (Note 1)
Н	Н	1	L	L	L	Н
Н	Н	1	Н	L	Tog	gle
Н	Н	<b>↑</b>	L	Н	$Q_0$	$\overline{Q}_0$
Н	Н	1	Н	Н	Н	L
Н	Н	L	Χ	Х	$Q_0$	$\overline{Q}_0$

H = HIGH Logic Level

L = LOW Logic Level

X = Either LOW or HIGH Logic Level

 $\uparrow = \text{Rising Edge of Pulse}$ 

 $\mathbf{Q}_0 = \text{The output logic level of Q before the indicated input conditions were established.}$ 

 $\label{eq:total_total_total} \mbox{Toggle} = \mbox{Each output changes to the complement of its previous level on each active transition of the clock pulse.}$ 

Note 1: This configuration is nonstable; that is, it will not persist when preset and/or clear inputs return to their inactive (HIGH) state.

## **Absolute Maximum Ratings**(Note 2)

Supply Voltage 7V Input Voltage 7V Operating Free Air Temperature Range  $0^{\circ}\text{C to } +70^{\circ}\text{C}$  Storage Temperature Range  $-65^{\circ}\text{C to } +150^{\circ}\text{C}$ 

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter		Min	Nom	Max	Units	
V <sub>CC</sub>	Supply Voltage		4.75	5	5.25	V	
V <sub>IH</sub>	HIGH Level Input Volta	ge	2			V	
V <sub>IL</sub>	LOW Level Input Voltage	ge			0.8	V	
I <sub>OH</sub>	HIGH Level Output Cu	rrent			-0.4	mA	
I <sub>OL</sub>	LOW Level Output Cur	rent			8	mA	
f <sub>CLK</sub>	Clock Frequency (Note 3)		0		25	MHz	
f <sub>CLK</sub>	Clock Frequency (Note 4)		0		20	MHz	
t <sub>W</sub>	Pulse Width	Clock HIGH	18				
	(Note 3)	Preset LOW	15			ns	
		Clear LOW	15				
t <sub>W</sub>	Pulse Width	Clock HIGH	25				
	(Note 4)	Preset LOW	20			ns	
		Clear LOW	20				
t <sub>SU</sub>	Setup Time	Data HIGH	30↑			ns	
	(Note 3)(Note 5)	Data LOW	20↑			115	
t <sub>SU</sub>	Setup Time	Data HIGH	35↑			ns	
	(Note 5)(Note 4)	Data LOW	25↑			115	
t <sub>H</sub>	Hold Time (Note 6)		0↑			ns	
T <sub>A</sub>	Free Air Operating Temperature		0		70	°C	

Note 3:  $C_L = 15$  pF,  $R_L = 2$  k $\Omega$ ,  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Note 4:  $C_L = 50$  pF,  $R_L = 2$  k $\Omega$ ,  $T_A = 25^{\circ}C$  and  $V_{CC} = 5V$ .

Note 5: The symbol  $(\uparrow)$  indicates the rising edge of the clock pulse is used for reference.

Note 6:  $T_A = 25$ °C and  $V_{CC} = 5V$ .

### **Electrical Characteristics**

over recommended operating free air temperature range (unless otherwise noted)

Symbol	Parameter	Conditions		Min	Typ (Note 7)	Max	Units	
VI	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.5	V	
V <sub>OH</sub>	HIGH Level	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max		2.7	3.4		V	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$		2.1	3.4		V	
V <sub>OL</sub>	LOW Level	V <sub>CC</sub> = Min, I <sub>OL</sub> = Max			0.35	0.5		
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$	V <sub>IL</sub> = Max, V <sub>IH</sub> = Min		0.55	0.5	V	
		I <sub>OL</sub> = 4 mA, V <sub>CC</sub> = Min			0.25	0.4	Ī	
I	Input Current @ Max	V <sub>CC</sub> = Max	J, K			0.1		
	Input Voltage	$V_I = 7V$	Clock			0.1	mA	
			Preset			0.2	IIIA	
			Clear			0.2	Ĭ	
I <sub>IH</sub>	HIGH Level	V <sub>CC</sub> = Max	J,K			20		
	Input Current	$V_1 = 2.7V$	Clock			20		
			Preset			40	μΑ	
			Clear			40	Ĭ	
I <sub>IL</sub>	LOW Level	V <sub>CC</sub> = Max	J, K			-0.4		
	Input Current	$V_I = 0.4V$	Clock			-0.4	mA	
			Preset			-0.8	mA	
			Clear			-0.8	İ	
Ios	Short Circuit Output Current	V <sub>CC</sub> = Max (Note 8)	•	-20		-100	mA	
I <sub>CC</sub>	Supply Current	V <sub>CC</sub> = Max (Note 9)			4	8	mA	

Note 7: All typicals are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.


Note 8: Not more than one output should be shorted at a time, and the duration should not exceed one second. For devices, with feedback from the outputs, where shorting the outputs to ground may cause the outputs to change logic state an equivalent test may be performed where V<sub>O</sub> = 2.125V with the minimum and maximum limits reduced by one half from their stated values. This is very useful when using automatic test equipment.


Note 9:  $I_{CC}$  is measured with all outputs OPEN, with CLOCK grounded after setting the Q and  $\overline{Q}$  outputs HIGH in turn.

## **Switching Characteristics**


at  $V_{CC} = 5V$  and  $T_A = 25^{\circ}C$ 

	I Parameter	From (Input)	$R_L = 2 k\Omega$					
Symbol		To (Output)	C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF		Units	
			Min	Max	Min	Max		
f <sub>MAX</sub>	Maximum Clock Frequency		25		20		MHz	
t <sub>PLH</sub>	Propagation Delay Time	Clock to		25		35	ns	
	LOW-to-HIGH Level Output	Q or Q		23				
t <sub>PHL</sub>	Propagation Delay Time	Clock to		30		35	ns	
	HIGH-to-LOW Level Output	Q or Q		30		33		
t <sub>PLH</sub>	Propagation Delay Time	Clear		25		35	ns	
	LOW-to-HIGH Level Output	to Q		25				
t <sub>PHL</sub>	Propagation Delay Time	Clear		30		35	ns	
	HIGH-to-LOW Level Output	to Q		30				
t <sub>PLH</sub>	Propagation Delay Time	Preset		25		35	ns	
	LOW-to-HIGH Level Output	to Q		23				
t <sub>PHL</sub>	Propagation Delay Time	Preset		00	30	00	25	
	HIGH-to-LOW Level Output	to Q		30		35	ns	





16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150 Narrow Package Number M16A



16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N16E

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com