MICA 3.0 development | 01 / 20 | Complete scalar processor organization

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

Single issue, multicycle; no implemented pipeline or speculative state.
Dashed regions are logical portions of mica_core_txn, not invented RTL modules.
clk_i: rising edge. rst_ni: asynchronous active low. Two effects may commit together for F.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.