MICA 3.0 development | 03 / 20 | Instruction fields, extension guards and control

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

Class = lo[15:14]; long major = lo[13:10]; payload p = {lo[9:0],hi}.
Unused fields and unassigned encodings are illegal. Schema overlap checks supplement RTL guards.
No mandatory vector, atomic, DSP accumulator or hidden loop state.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.