MICA 3.0 development | 04 / 20 | Scalar register storage and writeback

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

Displayed E32 configuration has 16 registers. C32 has 8; L64 has 16 x 64 bits.
Two logical writeback slots, used together by F; source RTL uses individually reset registers.
Read paths include hardwired SP and format-specific address reads; this is not a claimed two-port SRAM.
x0 reads zero, writes are suppressed. Reset: others zero; x7=(RAM_BYTES-16) rounded down to 16.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.