MICA 3.0 development | 05 / 20 | Arithmetic, logic, shifts and comparison

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

Combinational RTL operations; implementation carry topology and timing require mapped reports.
Shift counts are masked to XLEN-1. Comparisons produce integer 0 or 1; no condition-code register.
W32 results sign-extend to XLEN64. Multiply is optional and not a mandatory C32 datapath.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.