MICA 3.0 development | 06 / 20 | Branches, calls, returns and counted loops

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

Branch displacements are halfwords from sequential PC. ADRPC alone uses instruction PC.
Calls write x6; ret is jr x6. dbnz.s uses an ordinary register and no loop-state CSRs.
Odd control targets trap before commit. There is no pipeline flush circuit in this implementation.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.