MICA 3.0 development | 07 / 20 | Transactional load/store and precise pointer updates

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

One outstanding data transaction. Narrow writes use byte strobes at the selected XLEN bus lane.
F uses old base for access; successful COMMIT writes result and updated base together.
Signed F sign-extends to XLEN; base/destination alias is illegal. Errors write neither.
Fabric must not commit a failed store. Memory response time currently has no finite hardware timeout.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.