# MICA 3.0 development | 08 / 20 | CSR permissions, counters and trap state

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

Addresses and masks are indexed in the generated ISA/CSR tables; unimplemented IDs are illegal.
coreid/features/arch/counters are read-only. TRAP=0 removes privileged trap/timer state.
PERF controls cycle/instret implementation. Timer ticks in SLEEP; STOP stops core counters.
One active handler; no implemented privilege levels or memory protection.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.