MICA 3.0 development | 10 / 20 | Minimal multicycle controller

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

All eleven states are represented. State graph is checked against the state_t enum and RTL anchors.
Sequential registers update on clk_i; rst_ni asynchronously enters START and clears pending effects.
Request ownership persists through waits. Reset cancellation requires the fabric to reset with the core.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.