MICA 3.0 development | 11 / 20 | Pipeline implementation status

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implementation gap

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

This status sheet is not a speculative pipeline schematic.
Any future pipeline design belongs in the separate experimental section until implemented and tested.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.