MICA 3.0 development | 12 / 20 | Optional multiplication and software division

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

MUL=0 removes multiplication. Short, ALU3 and W32 forms share the product; W32 zeros the upper operand halves.
No divider exists in RTL. stdlib/math32.mica and math64.mica provide software division.
No iterative multiplier, high-half product, MAC accumulator or claimed clock frequency is drawn.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.