MICA 3.0 development | 13 / 20 | Optional bit operations and result selection

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

BITOPS=0 removes the optional unit. Unary instructions require a zero unused source field.
Source loops and variable rotates are combinational; area and timing are synthesis-dependent.
This is a functional RTL region, not a separately instantiated barrel-shifter or popcount module.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.