MICA 3.0 development | 14 / 20 | Implemented scalar DSP stream and SIMD status

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

The signed dot-product kernel uses ordinary GPRs and M/F; no hidden accumulator state.
Packed arithmetic and 128-bit SIMD are NOT implemented in RTL. Eight vector registers exist only in the emulator.
No saturation, rounding, vector load/store or vector datapath is depicted as hardware.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.