MICA 3.0 development | 15 / 20 | Memory routing, ownership and synchronous SRAM

ISA 2.0 compatibility baseline | Enabled SoC interfaces | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

Each port owns one held response. Effects occur only on accepted requests.
No arbitration between concurrent harts, cache coherence or multicore fabric exists.
SRAM payload has no reset; response flags reset synchronously. Same-word cross-port read/write is unspecified.
Core phases avoid overlapping instruction fetch and data access. Transaction timeouts are not implemented.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.