MICA 3.0 development | 16 / 20 | Clock, reset, sleep and activity controls

ISA 2.0 compatibility baseline | Arty A7-100 board interface | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

One internal clock domain. UART input and external IRQ use synchronizers where instantiated.
No generated internal clock, physical clock gate, voltage scaling or power-rail controller exists.
WFI prevents new CPU requests/retirement; clock and enabled timer/counters continue.
100 MHz is the board source and constraint request, not routed Fmax evidence.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.