MICA 3.0 development | 17 / 20 | Complete implemented SoC integration

ISA 2.0 compatibility baseline | Enabled SoC interfaces | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

Instance interfaces are generated from elaborated mica_soc connections; all port widths and directions are recorded.
CPU requests pass through real address decode and response selection in mica_soc.
UART RX, CRC and watchdog are enabled here. Standalone SPI is not falsely attached to this SoC.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.