MICA 3.0 development | 18 / 20 | Arty A7-100 board boundary and verified pins

ISA 2.0 compatibility baseline | Arty A7-100 board interface | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

Only the eight connections present in boards/arty_a7/arty_a7.xdc are shown.
Pin map checked against the Digilent Arty-A7-100 master constraints, Rev D/E.
This is an FPGA interface drawing, not a new PCB or an electrical schematic.
Vivado placement/routing, physical boot and board timing remain unverified.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.