# MICA 3.0 development | 19 / 20 | Implemented register parity and watchdog supervision

ISA 2.0 compatibility baseline | E32: XLEN=32, XREG/MUL/FLOW/BITOPS/TRAP/REG_PARITY=1 | implemented RTL

RTL source set 5fbe88e7b5ecdbe5 | internal clock: clk_i rising edge; reset: rst_ni active low

Parity is updated from committed values and checked before decode effects; no register correction.
The VHDL watchdog is independent of CPU STOP and can signal a level IRQ under platform policy.
No SRAM ECC, scrubber, lockstep core, protected diagnostics or safety qualification is implemented.

Blue: data. Dashed gray: control/handshake. Red: fault. Repeated Nxx labels connect without a wire. Crossings do not join.