

MICA 2.0: mica_core_txn memory: actual local nets, XLEN32, MICA2=1
All sequential state uses clk_i; asynchronous active-low rst_ni