

MICA 2.0: mica_soc: MICA2=1, XLEN32, UART_RX=1, CRC_ENABLE=1, WATCHDOG_ENABLE=1, REG_PARITY=1, TRAP=1
RAM_BYTES=65536. All modules clk_i rising edge, rst_ni active low. SRAM reset sampled on clk_i.
Net boxes are actual Yosys nets; $ names identify SoC combinational expressions.