
MICA 2.0 | reproducible verification and remaining physical work
ISA + frozen 1.0 fixtures
MICA2 compatibility mode
build
Release build / CTest
assembly examples / matched RISC-V byte counts
compare
Icarus SoC simulations
Verilator retirement comparison
random stalls / faults / reset / wake
component properties
SBY component checks
adder, SRAM, bounded FIFO
not a whole-core proof
map
Yosys xc7 mapping
legacy + all three 2.0 profiles
resource counts
requires board/tool measurements
Pending: Vivado place/route
physical board boot / Fmax / rail power
matched RISC-V hardware comparison