
MICA 2.0 | future multicore proposal; absent from current RTL
Current: one multicycle core
no MPU or multicore RTL
future work
Proposed pipelined cores + MPU
proposed requests
Proposed shared-SRAM arbiter
latency, ordering and fairness contracts
requires verification
Proposed reservations / coherency
per-hart interrupt controller