
MICA 2.0 | Arty connections read from the checked XDC
CLK100MHZ: E3
LVCMOS33
btn_reset: D9
LVCMOS33
uart_rxd: A9
LVCMOS33
CLK100MHZ
btn_reset
uart_rxd
Arty A7-100 / xc7a100tcsg324-1
100 MHz requested clock, active-high BTN0
async assert / synchronous reset release
MICA2 parameter defaults to 0
led[0]
led[1]
led[2]
led[3]
uart_txd
led[0]: H5
LVCMOS33
led[1]: J5
LVCMOS33
led[2]: T9
LVCMOS33
led[3]: T10
LVCMOS33
uart_txd: D10
LVCMOS33