
MICA 2.0 | minimum and expanded implementation profiles
Shared architecture
16/32-bit instruction decode
32-bit fetch, XLEN-bit data bus
Transactional retirement
smallest
compiler-friendly
optional 64-bit
MICA-2C
XLEN32, 8 GPR slots
No multiply or SIMD required
MICA2 compact ops
MICA-2E
XLEN32, 16 GPR slots
M, F, B, T, 2C
Larger register bank, more registers
MICA-2L
XLEN64, 16 GPR slots
M, F, B, T, 2C
Higher hardware cost
baseline
tradeoff
tradeoff
Measure per core, same flow
LUTs, FFs, Fmax, memory traffic
joules/workload after hardware test