






Decoupling caps:
100n per pin
1u+1u per rail
10u+10u per rail

clocks from an FPGA can have sharp edges that "ring" a



See AFE sheet for input conditioning

Pin Name	Description
VREF	ADC reference voltage (input/output)
SENSE	Select reference mode, AVDD for external
SHARED_REF	High = shared reference, Low = independent
MUX_SEL	Low = multiplex A/B data, High = normal mode
DCS	High = enable duty cycle stabilizer
DFS	Low = offset binary, High = 2's complement
OEB_x	Low = outputs enabled, High = Hi-Z

Responsible dept.	Technical reference	Document type	Document status
RG	Created by	Schematic Diagram	DRAFT
	Approved by	Title, Supplementary title	
		12-bit 65MSPS Analog-to-Digital Converter	
		Rev. 0.1	Date of issue 2026-04-11
		Lang.	Sheet 2/19