

Measurement Environment for the EMC Characterization of Power Semiconductor Devices

Von der Fakultät für Informatik, Elektrotechnik und Informationstechnik der
Universität Stuttgart zur Erlangung der Würde eines Doktor-Ingenieurs (Dr.-Ing.)
genehmigte Abhandlung

Vorgelegt von
Robert Kragl
aus Frankfurt am Main

Hauptberichter: Univ.-Prof. Dr. Ingmar Kallfass
Mitberichter: XXXXX

Tag der mündlichen Prüfung:

Institut für Robuste Leistungshalbleitersysteme der Universität Stuttgart

2027

V O R V E R S I O N
(April 10, 2026)

Declaration

I, Robert Kragl, hereby declare that this submission – except for the supervision by the Institute for Power Generation and Storage Systems (PGS) of RWTH Aachen University – is solely my own work. Information derived from the published or unpublished work of others has been acknowledged in the text and a list of references is given.

Aachen, April 10, 2026

Contents

1	Introduction	1
2	Fundamentals	5
2.1	EMC in Power in Electronics	5
2.2	Dynamic Measurements for Power Electronics	5
3	Methods for Measurement of EMC-Relevant Signal Components	7
3.1	Measurement Limitation	7
3.2	Oversampling and Averaging	9
3.3	High-Pass Measurement	9
3.4	Switching Event Separation	10
4	Dual-Channel Differential Active Voltage Probe	13
4.1	Requirements	13
4.2	Design	13
4.2.1	Frequency compensated voltage divider	13
4.2.2	Amplification	13
4.3	Verification	15
5	Active Current Shunt	17
5.1	Requirements	17
5.2	Design	17
5.2.1	Shunt	18
5.2.2	Amplification	18
5.3	Verification	18
6	Test Bench	19
6.1	Requirements	19
6.2	Design	19
6.2.1	Back-to-Back Converter	20
6.2.2	LISN Measurement	20
7	Limitations of Measurement Environment	21
7.1	Common-Mode Rejection Ratio (CMRR)	21
7.2	Crosstalk	21
7.3	Signal Roll-Off	21
8	Measurement Results	23
8.1	Chip Size Area	23

8.2 Technology Comparison	23
8.3 Passives	23
9 Conclusion	25
List of Figures	27
List of Tables	29
Bibliography	31

1 Introduction

The design of power electronic systems inherently involves trade-offs among several competing objectives: efficiency, compactness, reliability, cost, and electromagnetic compatibility (EMC) [24, 27].


Among these, EMC estimation often presents the greatest challenge during development due to its strong dependence on a wide range of system- and component-level parameters. As a result, EMC is frequently underemphasized during early development. Consequently, nominally optimized converter designs are often reworked late in the development cycle—typically by reducing switching speed or restructuring the layout of the commutation loop. This reactive mitigation degrades efficiency and power density, increases development time and cost, and shifts effort from systematic design to ad hoc redesign. Early-stage characterization of EMC performance at both component and system level is therefore required.

In EMC analysis, it is well established that the switched voltage of power semiconductor devices is the primary source of both conducted and radiated emissions [19, 22]. However, how this noise propagates within the system depends on the passives and the layout [21]. Therefore, EMC analysis can be divided into two components: (1) noise generation by the semiconductor and (2) noise propagation through the passive circuit elements, including the heatsink, to the measurement ports – typically a Line Impedance Stabilization Network (LISN) for conducted or an antenna for radiated emissions [8, 18, 28].


In respect to the noise propagation a lot of research has been conducted to mitigate the propagation within the system. For example by optimizing the passive layout of the commutation loop [5], through filters [8, 9], the integration of additional ground capacitance [4, 30] or shielding layers [10, 34].

In respect to the noise source, two different frequency ranges must be considered differently. For frequencies below 10 MHz, the switched voltage can be modeled using idealized trapezoidal waveforms [3, 19] (see Fig. 1), which provide adequate accuracy for EMC evaluation in this frequency range. Engineers can improve EMC performance by modifying converter operation – such as adjusting switching frequency or the modulation strategy [30].


However, at frequencies above 10 MHz, EMC analysis becomes significantly more complex. In this regime, the intrinsic switching characteristics of the semiconductor devices dominate the emission spectrum, making accurate modeling and prediction more difficult [12]. This dependence on switching behavior introduces challenges – such as production-induced variability and operating-point sensitivity – while also creating opportunities for targeted electromagnetic noise optimization in future device and system developments.




(a) Active and passive switching signals in time domain.




(b) Simplified circuit diagram of half-bridge converter.



(c) Spectrum of active and passive switch.



(d) Artificial transfer function from passive and active switch to LISN measurement port.



(e) Effective LISN spectrum generated by passive and active switch.

Figure 1.1: Schematic explanation of noise propagation within a half-bridge converter. Simulated switching waveforms and artificial transfer functions.

As a result, extensive research has focused on characterizing and modeling these high-frequency effects. Broadly, this research can be divided into two methodological approaches: system-level experimental measurements and model-based simulations.

In experimental setups, various semiconductor technologies are tested within a commutation cell, and their emissions are measured using a LISN [1, 10, 16, 28, 29, 33] or antenna [5, 23]. This enables broad semiconductor technology comparisons. However, these measurements only capture the conglomerated noise from all noise sources of the system, making it impossible to distinguish between individual switches or even specific switching events within the same device. Moreover, the results are highly sensitive to the passive setup surrounding the semiconductor, which influences how noise propagates to the LISN or antenna.

To gain deeper insight into the influence of semiconductor behavior on EMC performance, some researchers have turned to simulation-based approaches. These studies vary behavioral models to identify parameters that affect emissions in specific frequency bands [7, 13, 17, 32]. However, these models are typically parameterized using data from classical double-pulse tests and static measurements [2, 13], which do not capture the high-frequency behavior of switches beyond their resonance frequency. As this work will demonstrate, such limitations render the results of these simulations unverifiable beyond the device resonance frequency.

This represents a fundamental challenge in current semiconductor-focused EMC analysis: existing experimental methods cannot isolate individual device contributions, while simulation approaches lack the high-frequency fidelity required for verification. A measurement methodology is needed that can directly characterize the intrinsic electromagnetic emissions at the semiconductor power terminals with sufficient bandwidth and particularly sufficient signal-to-noise ratio.

Standard drain-source voltage measurements with passive or differential probes become noise-limited above the device resonance frequency (typically 10 MHz to 100 MHz depending on chip size [12, 15]), while EMC issues in practice can occur up to 400 MHz to 500 MHz. This upper limit reflects practical EMC laboratory experience rather than established scientific criteria. Above this range, observed EMC issues are typically driven by digital clocking (e.g., microcontrollers, FPGAs) rather than by power semiconductor switching.

An initial approach for measuring device noise spectra above the resonance frequency was introduced in [20]. This method employed a passive probe combined with a high-pass filter to isolate high-frequency components of the switching event. Building on this concept, [11] extends the setup to simultaneously measure both high-side and low-side chips using differential probes.

This contribution picks up the a methodology, which enables the separated EMC analysis of all switching events, presented in [12], and applies it to the voltage sensor presented in [11]. Additionally, a current sensory is added, which is suitable for EMC measurements. To the authors' knowledge, this is the first demonstration of simultaneous intrinsic semiconductor emission measurement at the device terminals together with concurrent system-level EMC acquisition at a LISN.

This measurement approach addresses three critical limitations of existing methods: (1) it isolates the individual noise contribution of each device, (2) it extends the observable frequency range beyond device resonance, and (3) it maintains correlation with conventional EMC metrics through integrated LISN measurements.

Through direct characterization of the intrinsic semiconductor emissions, this setup enables meaningful comparisons between different semiconductor technologies in terms of their EMC behavior. Therefore, it provides valuable insights early in the development process, offering opportunities to improve the EMC performance of future semiconductor generations through design parameters such as doping profiles, metallization, and trench architecture.

This paper is organized as follows: Section II presents the methods needed for the measurement of EMC-relevant noise emissions directly at the semiconductor ports. Section III introduces measurement setup with particular focus on the verification of all new measurement probes. Section IV demonstrates the approach through comparative measurements of different semiconductor technologies, while Section V concludes the work.

2 Fundamentals

2.1 EMC in Power in Electronics

2.2 Dynamic Measurements for Power Electronics

Loading

Small Signal Response

Large Signal Response

Parasitic Coupling

Transmission Lines

3 Methods for Measurement of EMC-Relevant Signal Components

The objective is to measure intrinsic electromagnetic noise emissions of power semiconductor devices directly at their power terminals. As will be seen this measurement requires additional measurement methods, since measurements with classical approaches can not capture the relevant frequency range, since the signal falls below the noise floor.

3.1 Measurement Limitation

Commercially available voltage probes cannot measure the EMC-relevant frequency band of 10 MHz to 400 MHz of SiC MOSFETs. This limitation is not due to the bandwidth or resolution constraints of the probes, but rather due to the nature of the spectrum of switched voltages and the subsequent sampling process. For explanation, Fig. 3.1 illustrates a measurement of a drain-source voltage and its frequency spectrum.




Figure 3.1: Limitation of conventional voltage measurement and its impact on the frequency spectrum.

In the frequency range below $1/\pi T_d$ the spectra corresponds to the DC component of the signal $V_{DS}(f = 0) = d \cdot V_{DC}$. Above $f_{cut1} = 1/\pi T_d$, the spectrum declines with -20 dB/dec. This region is influenced by the switching frequency, modulation scheme and operating point of the converter. At frequencies above $f_{cut2} = 1/\pi \tau_r$, another transition occurs in the spectra, with the ideal voltage spectra falls with -40 dB/dec. This is the region, where the switching

transient and, thereby, the semiconductor is the dominating factor for the spectrum behavior. Above $f_{\text{cut}2} = 1/\pi\tau_r$ the switching transient and, thereby, the semiconductor is the dominating factor for the spectrum.

The challenge in the measurement of this frequency band, can be seen in Fig. 3.1. Above the resonance frequency, the signal drops below the noise floor, making it impossible to derive any informative value regarding the emitted noise. An exemplary calculation can be done with the spectra formulation from graphical analysis of a symmetric trapezoidal pulse [3].

$$V_{\text{DS}}(f) = dV_{\text{DC}} \cdot \text{sinc}(\pi f d T_{\text{sw}}) \cdot \text{sinc}(\pi f \tau_r) \quad (3.1)$$

$$\leq \begin{cases} dV_{\text{DC}} & , \quad 0 \text{ Hz} \leq f < \frac{1}{\pi d T_{\text{sw}}} \\ \frac{V_{\text{DC}}}{\pi f T_{\text{sw}}} & , \quad \frac{1}{\pi d T_{\text{sw}}} \leq f < \frac{1}{\pi \tau_r} \\ \frac{V_{\text{DC}}}{\pi^2 f^2 T_{\text{sw}} \tau_r} & , \quad \frac{1}{\pi \tau_r} \leq f \end{cases} \quad (3.2)$$

Now, lets assume some value as: $V_{\text{DC}} = 800 \text{ V}$, $d = 0.5$, $f_{\text{sw}} = 25 \text{ kHz}$, $\tau_r = 20 \text{ ns}$ and $\tau_f = 50 \text{ ns}$. As a result

$$V_{\text{DS}}(f = 100 \text{ MHz} = 4000 f_{\text{sw}}) = 14.2 \text{ mV} \quad (3.3)$$

A classical probe with an attenuation of 250 is used, which results in an ADC input voltage

$$v_{\text{ADC,in}} = \frac{v_{\text{meas}}}{a_{\text{probe}}} = \frac{14.18 \text{ mV}}{250} = 57 \mu\text{V} \quad (3.4)$$

The problem is evident when the minimum voltage increment of the oscilloscopes ADC is calculated, with an ADC, with an effective number of bits (ENOB) of 14

$$v_{\text{ADC,min}} = \frac{V_{\text{max}} - V_{\text{min}}}{a_{\text{probe}} \cdot 2^{N_{\text{bit}}}} = \frac{1200 \text{ V} - (-150 \text{ V})}{250 \cdot 2^{14}} = 330 \mu\text{V}. \quad (3.5)$$

The two values are of the same order of magnitude, which makes it for the ADC impossible to sample this voltage components. Additional to the quantization noise some thermal noise adds to the noise floor, creating a higher, effective noise floor, as can be seen in Fig. 3.1.

$$v_{\text{noise,eff}} = v_{\text{noise,quant}} + v_{\text{noise,therm}} \quad (3.6)$$

add johnson noise formula

The start of the noise floor is normally a little above the resonance frequency of output capacitance of the MOSFET and commutation loop inductance, which is around 10 MHz to 50 MHz

for modules and 100 MHz for discretized, thereby, much lower than the bandwidth of conventional probes. Hence, the limitation is not in the resolution or bandwidth of the probes, but in the sampling process of the spectrum, see Fig. 3.1.

At this point it must be highlighted that these voltage components are only of interest for EMC considerations. For classical considerations, as overvoltage, the components are so small that they do not have any impact.

3.2 Oversampling and Averaging

The previous section explains the challenges to measure high-frequency components of a signal. Firstly, classical digital noise reduction can be applied, which address the thermal noise $v_{\text{noise,therm}}$: Oversampling and averaging.

By oversampling and averaging afterwards, the effective number of bits (ENOB) can be increased by [14].

$$N_{\text{ENOB}} = N_{\text{ADC}} + 0.5 \cdot \log_2\left(\frac{f_s}{2f_{\text{max}}}\right) \quad (3.7)$$

Here N_{ADC} is the nominal ADC resolution, f_s is the sampling frequency of the oscilloscope and f_{max} the maximum frequency of interest. Furthermore, the factor of 2 in the denominator is due to the Nyquist sampling theorem. This can be done internally in the oscilloscope.

As this cannot be pushed limitless due to hardware-restrictions of the maximum sampling speed of modern oscilloscopes, the number of signal points can be increased by not measuring one single pulse, but a pulse chain of M pulses. This further increases the ENOB to [11]

$$N_{\text{ENOB}} = N_{\text{ADC}} + 0.5 \cdot \log_2\left(\frac{f_s}{2f_{\text{max}}}\right) + 0.5 \log_2(M) \quad (3.8)$$

These gains are realized only if the dominant noise is random, uncorrelated with the signal, and greater than the quantization step [silicon_laboratories_an118_2013]. As discussed above, in power electronics the high-frequency voltage components often fall below or near the ADC quantization level; therefore oversampling and averaging alone are insufficient and must be combined with a high-pass measurement method introduced next.

3.3 High-Pass Measurement

To overcome this measurement limitation and measure the EMC-relevant voltage components directly at the semiconductors ports a high-pass measurement can be executed as visualized in Fig. 3.2. The high pass is designed to rise with +40dB/dec to counteract the decreasing

slope of the drain-source voltage (-40dB/dec). As a result, the input voltage at the ADC has a flat frequency spectrum, which makes it perfect for the sample process of the ADC.

Diese formeln sehen noch nicht ganz korrekt aus...

$$v_{DS,HP,raw} = a_{HP} \cdot v_{DS} \quad (3.9)$$

To calculate the real spectrum of the drain-source voltage, the measured signal has to be compensated with the transfer function of the probe. This is normally done in the frequency domain since here the compensation is a simple addition.

$$V_{DS,HP,comp} = \mathcal{F}\{a_{HP} \cdot v_{DS}\} - A_{HP} \quad (3.10)$$





Figure 3.2: Limitation of conventional voltage measurement and its impact on the frequency spectrum.


As a result, the measurement is no longer limited by the start of the noise floor, but only the bandwidth of the used probe.

3.4 Switching Event Separation


In the analysis of the switching behavior of power electronics it is common practice to analyze the four switching events separately - active-off/passive-on and active-on/passive-off [6]. Here, the active device is the switch, which initiates the switching transient while the passive switch is turned off and the body diode operates during the commutation process. This separated analysis is also desirable for the EMC analysis to identify the switching event




(a) Active and passive switching signals in time domain.



(b) Spectrum of active and passive switch.



(c) Snapped and mirrored time domain signals.



(d) Spectrum of snapped and mirrored signals.

that is dominating the frequency spectrum for the respective frequency band of interest. This is enabled by-and one of the main advantages-of the measurement directly at the semiconductor ports. Conventional EMC measurements at LISNs or antennas can only measure the conglomerated noise of all switching events and noise sources in the system.

However, to achieve this separated analysis in the frequency domain, a method introduced in [12] must be used, called snap-and-mirror function.

This function identifies the mid-points of each switching cycle $t_{\text{mid},n}$ and mirrors them around this axis, which can be formulated as

$$s_{\text{new}}(t) = \begin{cases} s(t) & , \text{ for } t_{\text{mid},n} < t < t_{\text{mid},n+1} \\ s(-t + 2 \cdot t_{\text{mid},n+1}) & , \text{ for } t_{\text{mid},n+1} < t < t_{\text{mid},n+2} \\ s(t) & , \text{ for } t_{\text{mid},n+2} < t < t_{\text{mid},n+3} \\ s(-t + 2 \cdot t_{\text{mid},n+3}) & , \text{ for } t_{\text{mid},n+3} < t < t_{\text{mid},n+4} \\ \dots & \end{cases} \quad (3.11)$$

This is done for both the turn-on and turn-off event for both the active and the passive




Figure 3.4: Principle functionality of snap and mirror function for the separated EMC analysis of all four switching events.

switch, thereby creating four artificial signals out of the two measured voltages of active and passive switch.

Because only the signal amplitude in the frequency domain is analyzed this is a valid operation since the mirroring and the time shift of a signal has only influence on the phase of the fourier transform.

$$\mathcal{F}\{s(-t)\} = S(-f) = S^*(f) \quad (3.12)$$

$$\mathcal{F}\{s(t - t_0)\} = S(f)e^{-j\omega t_0} \quad (3.13)$$

4 Dual-Channel Differential Active Voltage Probe

4.1 Requirements

4.2 Design

4.2.1 Frequency compensated voltage divider

4.2.2 Amplification

For the measurement of the drain-source voltage, a dual-channel differential active voltage probe is utilized. This probe enables simultaneous measurement of the drain-source voltages across both switching devices. The probe is connected directly to the respective drain and source terminals, without the use of any cables, which change their impedance and transfer function in dependence of their positioning. Furthermore this approach minimizes parasitic effects.




Figure 4.1: Schematic overview of probe functionality.

In contrast to conventional differential probes the signal is split after the unity gain amplifier to a second channel, which has a 2nd order high-pass characteristic. The probe is a new version of the design of [11] incorporating an additional shielding layer in a now 6-layer PCB. Furthermore, the HV PCB capacitor can be now trimmed by adding or removing the effective area of the outer capacitor side. The new design was verified with the methods

introduced in [11] for both large signal as small signal response. The VNA measurement results are additionally shown in Fig. 4.2 and Fig. 4.3.

As was explained in [11] each probe is verified with 3 measurements: VNA Small signal, Pulse Generator Large signal, and i-situ measurement in parallel with commercial measurement (for lowpass measurements - 80 mR passive shunt and 10 MR passive probe). the last is necessary for the verification of not having any parasitic capacitive or inductive couplings into the measurement path.




Figure 4.2: VNA measurement of low pass.

The voltage gain a_{probe} of the probe can be calculated from the S-parameter measurement as

$$a_{\text{probe}} = \frac{v_{\text{out}}}{v_{\text{HV}+} - v_{\text{HV}-}} \quad (4.1)$$

$$= \frac{S_{21}}{1 + S_{11}}. \quad (4.2)$$

Since S_{11} remains mostly flat at 0 dB due to the high-impedance input of the probe, the primary parameter of interest for the voltage gain is S_{21} .

The low-pass signal exhibits a bandwidth of approximately 250 MHz before the gain begins to drop, a limitation attributed to the characteristics of the operational amplifier employed in the output stage.




Figure 4.3: VNA measurement of high pass.

Considering the high pass transfer function the constant rise of gain over frequency was achieved with an additional input inductance in front of the unity gain amplifier. This compensates capacitive input behavior of the used

4.3 Verification

5 Active Current Shunt

While for lower frequencies mainly the capacitive coupling through the switched potential of the phase potential to the cooler dominate EMC concerns, at higher frequencies also inductive couplings occur. Therefore it is necessary to measure not only the high-frequency components of the voltage transient but also of the current transient.

5.1 Requirements

For the current measurement some requirements must be defined for a measurement in respect to EMC. First-same as for the voltage measurement- a bandwidth of 500 MHz or higher is needed. This makes the use of commercial Rogowski-coils impossible, furthermore rogoscis have the disadvantage to being prone to the positioning of the coil [31].

Furthermore, a galvanic isolated measurement is necessary, since the ground of the oscilloscope is fixed to the aluminum plate, which is also the ground of the LISNs. Hence, classical passives shunts, which set the oscilloscope ground to DC+ or DC- are not feasible. Lastly, the introduced measurement resistance must be one decade smaller than the $R_{DS,on}$ of the DUT. The presented measurement setup is designed for 750 V and 1200 V SiC-discretes in a D2PAK where the $R_{DS,on}$ 20 mW to 50 mW. (Cite PMTW05 and PMTX03 datasheets). Therefore, the sense resistance must be 2 m Ω or smaller. This is a problem for conventional shunts when the bandwidth is considered. Every shunt resistance has some parasitic inductance and the bandwidth of the shunt corresponds to

$$f_{bw,shunt} = \frac{1}{2\pi\tau_{shunt}} = \frac{R_{shunt}}{2\pi L_{shunt}} \quad (5.1)$$

Therefore, in classical shunt design higher bandwidths can be achieved with higher shunt resistance values. However, this is not feasible for the EMC measurement.

5.2 Design

Therefore, a replica of an active shunt of [25, 26] was desgined, which equivalent circuit is shown in Fig. 5.1. This provides multiple advantages: First a small shunt value can be used, while still maintaing a rather high sense output due to the amplification of the operational amplifier. Furthermore, the low pass filter of the active shunt compensates the high pass characteristic of the shunt resistance achieving remarkable bandwidth. Lastly, the active

shunts creates a 50 W signal, which can be either sent to a filter stage for high pass EMC measurements or be measured with a optical-isolated voltage probe and thereby providing galvanic isolation.




Figure 5.1: Schematic overview of active current shunt.

S21 » S12, um passive parasitäre Übertragung zu negieren.

5.2.1 Shunt

5.2.2 Amplification

5.3 Verification

6 Test Bench

The measurement setup aims to incorporate the methods discussed in the previous section to measure the EMC-relevant signal components of drain-source voltages and the drain current. Furthermore a conventional EMC measurement through two LISNs is installed to compare the measurements results of the intrinsic EM emissions of the switch with conventional measurements.

A picture of the measurement setup is shown in Fig. 6.1 and its equivalent circuit is depicted in Fig. 6.2.




Figure 6.1: Photograph of measurement setup. (Change to new picture including two probes and the active shunt)

6.1 Requirements

6.2 Design

The two DUTs Q_1 and Q_2 are placed on a cooler, which is mounted on a aluminum plate, which creates the current path for the ground currents to the two LISNs.

As will be seen later, a second half-bridge with $Q_{1,aux}$ and $Q_{2,aux}$ is placed adjacent to the DUTs. This half-bridge is needed, because a single double pulse test is not sufficient for EMC measurements. Instead multiple pulses which are averaged in post-processing are needed to decrease the thermal noise. However, the EM noise of the auxiliary half-bridge should not be seen on the LISN measurements and, hence, it is not placed on the aluminum plate. The DC ports of the auxiliary half-bridge are additionally isolated from the DUTs through the impedance of the LISNs and of the inductor.




Figure 6.2: Equivalent circuit diagram of the back-to-back converter measurement setup.
Add vds and id lp hp signals

6.2.1 Back-to-Back Converter

6.2.2 LISN Measurement

7 Limitations of Measurement Environment

7.1 Common-Mode Rejection Ratio (CMRR)

7.2 Crosstalk

7.3 Signal Roll-Off

8 Measurement Results

8.1 Chip Size Area

8.2 Technology Comparison

8.3 Passives

9 Conclusion

List of Figures

1.1	Schematic explanation of noise propagation within a half-bridge converter.	
	Simulated switching waveforms and artificial transfer functions.	2
a	Active and passive switching signals in time domain.	2
b	Simplified circuit diagram of half-bridge converter.	2
c	Spectrum of active and passive switch.	2
d	Artificial transfer function from passive and active switch to LISN measurement port.	2
e	Effective LISN spectrum generated by passive and active switch. . . .	2
3.1	Limitation of conventional voltage measurement and its impact on the frequency spectrum.	7
3.2	Limitation of conventional voltage measurement and its impact on the frequency spectrum.	10
a	Active and passive switching signals in time domain.	11
b	Spectrum of active and passive switch.	11
c	Snapped and mirrored time domain signals.	11
d	Spectrum of snapped and mirrored signals.	11
3.4	Principle functionality of snap and mirror function for the separated EMC analysis of all four switching events.	12
4.1	Schematic overview of probe functionality.	13
4.2	VNA measurement of low pass.	14
4.3	VNA measurement of high pass.	14
5.1	Schematic overview of active current shunt.	18
6.1	Photograph of measurement setup. (Change to new picture including two probes and the active shunt)	19
6.2	Equivalent circuit diagram of the back-to-back converter measurement setup. Add vds and id lp hp signals	20

List of Tables

Bibliography

- [1] Apelsmeier, A. et al. “Model for Conducted Emission of SiC Power Modules for automotive traction Inverter-Comparison to behaviour-based Model”. In: *2020 IEEE 21st Workshop on Control and Modeling for Power Electronics (COMPEL)*. 2020 IEEE 21st Workshop on Control and Modeling for Power Electronics (COMPEL). Aalborg, Denmark: IEEE, Nov. 9, 2020, pp. 1–8. ISBN: 978-1-72817-160-9. DOI: 10.1109/COMPEL49091.2020.9265805. URL: <https://ieeexplore.ieee.org/document/9265805/> (visited on 01/09/2024).
- [2] Broeck, C. H. v. d. et al. “Simulating Switching of Power Electronic Devices via Generic State-Space Models”. In: *2023 IEEE Energy Conversion Congress and Exposition (ECCE)*. 2023 IEEE Energy Conversion Congress and Exposition (ECCE). Nashville, TN, USA: IEEE, Oct. 29, 2023, pp. 5447–5454. ISBN: 9798350316445. DOI: 10.1109/ECCE53617.2023.10362718. URL: <https://ieeexplore.ieee.org/document/10362718/> (visited on 03/20/2024).
- [3] Costa, F. and Magnon, D. “Graphical Analysis of the Spectra of EMI Sources in Power Electronics”. In: *IEEE Transactions on Power Electronics* 20.6 (Nov. 2005), pp. 1491–1498. ISSN: 0885-8993. DOI: 10.1109/TPEL.2005.857564. URL: <http://ieeexplore.ieee.org/document/1528623/> (visited on 11/30/2023).
- [4] Dalal, D. N. et al. “Impact of Power Module Parasitic Capacitances on Medium-Voltage SiC MOSFETs Switching Transients”. In: *IEEE Journal of Emerging and Selected Topics in Power Electronics* 8.1 (Mar. 2020), pp. 298–310. ISSN: 2168-6777, 2168-6785. DOI: 10.1109/JESTPE.2019.2939644. URL: <https://ieeexplore.ieee.org/document/8825808/> (visited on 05/27/2025).
- [5] Domurat-Linde, A. “Analysis and Reduction of Radiated EMI of Power Modules”. In: ().
- [6] Fritz, N. et al. “Toward an In-Depth Understanding of the Commutation Processes in a SiC MOSFET Switching Cell Including Parasitic Elements”. In: *IEEE Transactions on Industry Applications* 56.4 (July 2020), pp. 4089–4101. ISSN: 0093-9994, 1939-9367. DOI: 10.1109/TIA.2020.2995331. URL: <https://ieeexplore.ieee.org/document/9095228/> (visited on 06/17/2024).
- [7] Hillenbrand, P. et al. “Sensitivity analysis of behavioral MOSFET models in transient EMC simulation”. In: *2017 International Symposium on Electromagnetic Compatibility - EMC EUROPE*. 2017 International Symposium on Electromagnetic Compatibility - EMC EUROPE. Angers, France: IEEE, Sept. 2017, pp. 1–6. ISBN: 978-1-5386-0689-6. DOI: 10.1109/EMCEurope.2017.8094762. URL: <https://ieeexplore.ieee.org/document/8094762/> (visited on 01/11/2025).

- [8] Hillenbrand, P. et al. “Frequency domain EMI-simulation and resonance analysis of a DCDC-converter”. In: *2016 International Symposium on Electromagnetic Compatibility-EMC EUROPE*. Wroclaw, Poland: IEEE, Nov. 2016, pp. 176–181. ISBN: 978-1-5090-1416-3. DOI: 10.1109/EMCEurope.2016.7739186. URL: <https://ieeexplore.ieee.org/abstract/document/7739186/> (visited on 09/01/2023).
- [9] Hillenbrand, P. et al. “Generation of terminal equivalent circuits applied to a dc brush motor”. In: *2019 International Symposium on Electromagnetic Compatibility-EMC EUROPE*. IEEE, 2019, pp. 48–53. URL: <https://ieeexplore.ieee.org/abstract/document/8871967/> (visited on 09/01/2023).
- [10] Huber, T. et al. “Ultra-low inductive power module design with integrated common mode noise shielding”. In: *2017 19th European Conference on Power Electronics and Applications (EPE'17 ECCE Europe)*. IEEE, 2017, P–1. URL: <https://ieeexplore.ieee.org/abstract/document/8098946/> (visited on 07/11/2023).
- [11] Kragl, R. et al. “Active Voltage Probe for Direct Measurement of EMC-Relevant Noise of Power Semiconductors”. In: *2025 IEEE Energy Conversion Conference Congress and Exposition (ECCE)*. 2025 IEEE Energy Conversion Conference Congress and Exposition (ECCE). Philadelphia, PA, USA: IEEE, Oct. 19, 2025, pp. 1–8. ISBN: 9798331541309. DOI: 10.1109/ECCE58356.2025.11259863. URL: <https://ieeexplore.ieee.org/document/11259863/> (visited on 04/10/2026).
- [12] Kragl, R. et al. “Impact of Switching Behavior on the Noise Emission of Power Semiconductors”. In: *2024 IEEE 9th Southern Power Electronics Conference (SPEC)*. Southern Power Electronics Conference (SPEC). Brisbane, Australia: IEEE, Dec. 2024.
- [13] Kragl, R. et al. “Semiconductor-Focused Simulation Environment for Emitted Noise Sensitivity of MOSFET Parameters”. In: *2025 International Symposium on Electromagnetic Compatibility – EMC Europe*. 2025 International Symposium on Electromagnetic Compatibility – EMC Europe. Paris, France: IEEE, Sept. 1, 2025, pp. 751–756. ISBN: 9798331596453. DOI: 10.1109/EMCEurope61644.2025.11176251. URL: <https://ieeexplore.ieee.org/document/11176251/> (visited on 10/15/2025).
- [14] Laboratories, S. *AN118: Improving ADC Resolution by Oversampling and Averaging*. White Paper AN118: Rev. 1.3 7/13, July 2013.
- [15] Labrousse, D. et al. “Switching cell EMC behavioral modeling by transfer function”. In: *10th International Symposium on Electromagnetic Compatibility*. IEEE, 2011, pp. 603–606. URL: <https://ieeexplore.ieee.org/abstract/document/6078590/> (visited on 09/01/2023).
- [16] Lemmon, A. N. et al. “Methodology for Characterization of Common-Mode Conducted Electromagnetic Emissions in Wide-Bandgap Converters for Ungrounded Shipboard Applications”. In: *IEEE Journal of Emerging and Selected Topics in Power Electronics* 6.1 (Mar. 2018), pp. 300–314. ISSN: 2168-6777, 2168-6785. DOI: 10.1109/JESTPE.2017.2721429. URL: <http://ieeexplore.ieee.org/document/7962156/> (visited on 07/11/2023).

- [17] Liu, T. et al. “Modeling and Analysis of SiC MOSFET Switching Oscillations”. In: *IEEE Journal of Emerging and Selected Topics in Power Electronics* (2016), pp. 1–1. ISSN: 2168-6777, 2168-6785. DOI: 10.1109/JESTPE.2016.2587358. URL: <http://ieeexplore.ieee.org/document/7506027/> (visited on 01/11/2024).
- [18] Marlier, C. et al. “Modeling of switching transients for frequency-domain EMC analysis of power converters”. In: *2012 15th International Power Electronics and Motion Control Conference (EPE/PEMC)*. IEEE, 2012, DS1e–1. URL: <https://ieeexplore.ieee.org/abstract/document/6397241/> (visited on 09/01/2023).
- [19] Oswald, N. et al. “Analysis of Shaped Pulse Transitions in Power Electronic Switching Waveforms for Reduced EMI Generation”. In: *IEEE Transactions on Industry Applications* 47.5 (Sept. 2011), pp. 2154–2165. ISSN: 0093-9994, 1939-9367. DOI: 10.1109/TIA.2011.2161971. URL: <http://ieeexplore.ieee.org/document/5953506/> (visited on 11/30/2023).
- [20] Oswald, N. et al. “High-bandwidth, high-fidelity in-circuit measurement of power electronic switching waveforms for EMI generation analysis”. In: *2011 IEEE Energy Conversion Congress and Exposition*. 2011 IEEE Energy Conversion Congress and Exposition (ECCE). Phoenix, AZ, USA: IEEE, Sept. 2011, pp. 3886–3893. ISBN: 978-1-4577-0542-7. DOI: 10.1109/ECCE.2011.6064297. URL: <http://ieeexplore.ieee.org/document/6064297/> (visited on 01/23/2024).
- [21] Phukan, R. et al. “Characterization and Mitigation of Conducted Emissions in a SiC Based Three-Level T-Type Motor Drive for Aircraft Propulsion”. In: *IEEE Transactions on Industry Applications* 59.3 (May 2023), pp. 3400–3412. ISSN: 0093-9994, 1939-9367. DOI: 10.1109/TIA.2023.3252521. URL: <https://ieeexplore.ieee.org/document/10059140/> (visited on 07/11/2023).
- [22] Qin, H. et al. “A Spectral Analysis Method for Modeling EMI Source Considering High-Frequency Ringing Effects in SiC MOSFETs”. In: *2025 8th International Conference on Energy, Electrical and Power Engineering (CEEPE)*. 2025 8th International Conference on Energy, Electrical and Power Engineering (CEEPE). Wuxi, China: IEEE, Apr. 25, 2025, pp. 559–564. ISBN: 9798331521844. DOI: 10.1109/CEEPE64987.2025.11033956. URL: <https://ieeexplore.ieee.org/document/11033956/> (visited on 11/26/2025).
- [23] Radchenko, A. et al. “Transfer Function Method for Predicting the Emissions in a CISPR-25 Test-Setup”. In: *IEEE Transactions on Electromagnetic Compatibility* 56.4 (Aug. 2014), pp. 894–902. ISSN: 0018-9375, 1558-187X. DOI: 10.1109/TEM.2013.2297303. URL: <http://ieeexplore.ieee.org/document/6722882/> (visited on 09/01/2023).
- [24] Rosado, S. et al. “Design of PEBB based power electronics systems”. In: *2006 IEEE Power Engineering Society General Meeting*. 2006 IEEE Power Engineering Society General Meeting. Montreal, Que., Canada: IEEE, 2006, 5 pp. ISBN: 978-1-4244-0493-3. DOI: 10.1109/PES.2006.1709381. URL: <http://ieeexplore.ieee.org/document/1709381/> (visited on 11/13/2025).

- [25] Shillaber, L. et al. “Gigahertz Current Measurement for Wide Band-gap Devices”. In: *2020 IEEE Energy Conversion Congress and Exposition (ECCE)*. 2020 IEEE Energy Conversion Congress and Exposition (ECCE). Detroit, MI, USA: IEEE, Oct. 11, 2020, pp. 2357–2363. ISBN: 978-1-72815-826-6. DOI: 10.1109/ECCE44975.2020.9235662. URL: <https://ieeexplore.ieee.org/document/9235662/> (visited on 03/13/2024).
- [26] Shillaber, L. et al. “Ultrafast Current Shunt (UFCS): A Gigahertz Bandwidth Ultra-Low-Inductance Current Sensor”. In: *IEEE Transactions on Power Electronics* 37.12 (Dec. 2022), pp. 15493–15504. ISSN: 0885-8993, 1941-0107. DOI: 10.1109/TPEL.2022.3184638. URL: <https://ieeexplore.ieee.org/document/9802752/> (visited on 03/13/2024).
- [27] Society, I. I. A. and Society, I. P. E. “IEEE Std 1662™-2023, IEEE Recommended Practice for the Design and Application of Power Electronics in Electrical Power Systems”. In: *IEEE Std 1662-2023 (Revision of IEEE Std 1662-2016)* IEEE Std 1662-2023 (Revision of IEEE Std 1662-2016) (Apr. 5, 2024). DOI: 10.1109/IEEESTD.2024.10492708.
- [28] Takahashi, K. et al. “Noise-Source Model for Frequency-Domain EMI Simulation of a Single-Phased Power Circuit”. In: *IEEE Transactions on Electromagnetic Compatibility* 63.3 (June 2021), pp. 772–782. ISSN: 0018-9375, 1558-187X. DOI: 10.1109/TEM.2020.3022887. URL: <https://ieeexplore.ieee.org/document/9203870/> (visited on 09/01/2023).
- [29] Tlig, M. et al. “Conducted EMI assessment of aging power Si-MOSFET in 3 phase inverter”. In: *Microelectronics Reliability* 173 (Oct. 2025), p. 115872. ISSN: 00262714. DOI: 10.1016/j.microrel.2025.115872. URL: <https://linkinghub.elsevier.com/retrieve/pii/S0026271425002859> (visited on 07/28/2025).
- [30] Xie, Y. et al. “High Frequency Conducted EMI Investigation on Packaging and Modulation for a SiC-Based High Frequency Converter”. In: *IEEE Journal of Emerging and Selected Topics in Power Electronics* 7.3 (Sept. 2019), pp. 1789–1804. ISSN: 2168-6777, 2168-6785. DOI: 10.1109/JESTPE.2019.2919349. URL: <https://ieeexplore.ieee.org/document/8723382/> (visited on 09/01/2023).
- [31] Xin, Z. et al. “A Review of Megahertz Current Sensors for Megahertz Power Converters”. In: *IEEE Transactions on Power Electronics* 37.6 (June 2022), pp. 6720–6738. ISSN: 0885-8993, 1941-0107. DOI: 10.1109/TPEL.2021.3136871. URL: <https://ieeexplore.ieee.org/document/9658157/> (visited on 05/27/2025).
- [32] Yuan, X. et al. “EMI Generation Characteristics of SiC and Si Diodes: Influence of Reverse-Recovery Characteristics”. In: *IEEE Transactions on Power Electronics* 30.3 (Mar. 2015), pp. 1131–1136. ISSN: 0885-8993, 1941-0107. DOI: 10.1109/TPEL.2014.2340404. URL: <http://ieeexplore.ieee.org/document/6860245/> (visited on 01/09/2024).
- [33] Zhang, S. et al. “Two-port noise source equivalent circuit model for DC/DC buck converter with consideration of load effect”. In: *2020 International Symposium on Electromagnetic Compatibility-EMC EUROPE*. IEEE, 2020, pp. 1–4. URL: <https://ieeexplore.ieee.org/abstract/document/9245680/> (visited on 09/01/2023).

- [34] Zhang, Y. et al. “Comprehensive Analysis and Optimization of Parasitic Capacitance on Conducted EMI and Switching Losses in Hybrid Packaged SiC Power Modules”. In: *IEEE Transactions on Power Electronics* (2023), pp. 1–18. ISSN: 0885-8993, 1941-0107. DOI: 10.1109/TPEL.2023.3306892. URL: <https://ieeexplore.ieee.org/document/10225392/> (visited on 09/01/2023).

