# Femtium Reference Manual

Femtium Engineering Laboratories

## 1 Femtium Architecture

DRAFT VERSION - FOR INTERNAL REVIEW ONLY

Not for distrubution outside Femtium Engineering Laboratories!

(((here goes introduction text after approval from technical marketing)))

In most explanatory text in this manual, the following color coding is used:

- register
- labels
- numbers

## 2 Registers

The Femtium architecture has 64 registers, each 32 bits wide. Exactly 2 registers have a hardware-mandated special purpose.

The first register, ro (also known as zz), is hard-wired to zero. Any write to this register is discarded, and all reads return o.

The last register,  $_{r63}$  (also known as  $_{pc}$ ), is the *program counter*. Writing to this value will cause the processor to execute the instruction at that address next. When reading  $_{pc}$ , the value returned will be the instruction *after* the currently executing instruction. For example, if the instruction at adress copies  $_{pc}$  to  $_{t0}$ , the value of  $_{t0}$  will be after the instruction finishes.

Except for ro and r63, no registers are considered special by the Femtium hardware. When writing programs directly for the hardware, all 62 general-purpose registers can be used at will.

However, only the hardware itself allows this degree of flexibility. When using the standard compiler, Fenix kernel, c library, or other existing software, the standard register layout must be adhered to. In the table below, all 64 registers are described, including the intended use designation for each register.

name	index	description
ZZ	0	zero register
ν0	1	(legacy) result 0
v1	2	(legacy) result 1
a0	3	argument / result 0
a1	4	argument / result 1
a2	5	argument 2
a3	6	argument 3
a4	7	argument 4
a5	8	argument 5
a6	9	argument 6
s0	10	callee-save 0
s1	11	callee-save 1
s2	12	callee-save 2
s3	13	callee-save 3
s4	14	callee-save 4
s5	15	callee-save 5
s6	16	callee-save 6
s7	17	callee-save 7
s8	18	callee-save 8
s9	19	callee-save 9
s10	20	callee-save 10
s11	21	callee-save 11
s12	22	callee-save 12
s13	23	callee-save 13
s14	24	callee-save 14
s15	25	callee-save 15
s16	26	callee-save 16
s17	27	callee-save 17
s18	28	callee-save 18
s19	29	callee-save 19

t0	name	index	description
t1 31 caller-save 1 t2 32 caller-save 2 t3 33 caller-save 3 t4 34 caller-save 4 t5 35 caller-save 5 t6 36 caller-save 6 t7 37 caller-save 7 t8 38 caller-save 8 t9 39 caller-save 9 t10 40 caller-save 10 t11 41 caller-save 11 t12 42 caller-save 12 t13 43 caller-save 13 t14 44 caller-save 15 t16 46 caller-save 15 t16 46 caller-save 16 t17 47 caller-save 17 t18 48 caller-save 18 t19 49 caller-save 19 t20 50 caller-save 20 t21 51 caller-save 20 t21 51 caller-save 21 x 52 general-purpose 0 y 53 general-purpose 1 z 54 general-purpose 1 z 54 general-purpose 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	t0	30	<u> </u>
t2 32 caller-save 2 t3 33 caller-save 3 t4 34 caller-save 4 t5 35 caller-save 5 t6 36 caller-save 6 t7 37 caller-save 7 t8 38 caller-save 8 t9 39 caller-save 9 t10 40 caller-save 10 t11 41 caller-save 11 t12 42 caller-save 12 t13 43 caller-save 13 t14 44 caller-save 14 t15 45 caller-save 15 t16 46 caller-save 16 t17 47 caller-save 16 t17 47 caller-save 18 t19 49 caller-save 18 t19 49 caller-save 20 t21 51 caller-save 20 t21 51 caller-save 21 x 52 general-purpose 0 y 53 general-purpose 1 z 54 general-purpose 1 z 54 general-purpose 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	t1	31	
t4 34 caller-save 4 t5 35 caller-save 5 t6 36 caller-save 6 t7 37 caller-save 7 t8 38 caller-save 8 t9 39 caller-save 9 t10 40 caller-save 10 t11 41 caller-save 11 t12 42 caller-save 12 t13 43 caller-save 13 t14 44 caller-save 15 t16 46 caller-save 16 t17 47 caller-save 17 t18 48 caller-save 18 t19 49 caller-save 18 t19 49 caller-save 19 t20 50 caller-save 20 t21 51 caller-save 21 x 52 general-purpose 0 y 53 general-purpose 1 z 54 general-purpose 1 z 54 general-purpose 1 z 55 kernel 0 k1 56 kernel 1 at0 57 assembler-temporary 0 at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	t2	32	
t5 35 caller-save 5 t6 36 caller-save 6 t7 37 caller-save 7 t8 38 caller-save 8 t9 39 caller-save 9 t10 40 caller-save 10 t11 41 caller-save 11 t12 42 caller-save 12 t13 43 caller-save 13 t14 44 caller-save 15 t16 46 caller-save 15 t16 46 caller-save 16 t17 47 caller-save 17 t18 48 caller-save 18 t19 49 caller-save 19 t20 50 caller-save 20 t21 51 caller-save 20 t21 51 caller-save 21 x 52 general-purpose 0 y 53 general-purpose 1 z 54 general-purpose 1 z 54 general-purpose 1 z 55 kernel 0 k1 56 kernel 1 at0 57 assembler-temporary 0 at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	t3	33	caller-save 3
t6	t4	34	caller-save 4
t7 37 caller-save 7 t8 38 caller-save 8 t9 39 caller-save 9 t10 40 caller-save 10 t11 41 caller-save 11 t12 42 caller-save 12 t13 43 caller-save 13 t14 44 caller-save 14 t15 45 caller-save 15 t16 46 caller-save 16 t17 47 caller-save 17 t18 48 caller-save 18 t19 49 caller-save 19 t20 50 caller-save 20 t21 51 caller-save 21 x 52 general-purpose 0 y 53 general-purpose 1 z 54 general-purpose 1 z 54 general-purpose 1 at 56 kernel 1 at 57 assembler-temporary 0 at 1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	t5	35	caller-save 5
t8       38       caller-save 8         t9       39       caller-save 9         t10       40       caller-save 10         t11       41       caller-save 11         t12       42       caller-save 12         t13       43       caller-save 13         t14       44       caller-save 14         t15       45       caller-save 15         t16       46       caller-save 15         t16       46       caller-save 16         t17       47       caller-save 17         t18       48       caller-save 18         t20       50       caller-save 20         t21       51       caller-save 21         x       52       general-purpose 0         y       53       general-purpose 1         z       54       general-purpose 2         k0       55       kernel 0         k1       56       kernel 1         at0       57       assembler-temporary 0         at1       58       assembler-temporary 1         ra       59       return address         fp       60       frame pointer         stack pointer   <	t6	36	caller-save 6
t8       38       caller-save 8         t9       39       caller-save 9         t10       40       caller-save 10         t11       41       caller-save 11         t12       42       caller-save 12         t13       43       caller-save 13         t14       44       caller-save 14         t15       45       caller-save 15         t16       46       caller-save 16         t17       47       caller-save 16         t17       47       caller-save 18         t19       49       caller-save 19         t20       50       caller-save 20         t21       51       caller-save 21         x       52       general-purpose 0         y       53       general-purpose 1         z       54       general-purpose 2         k0       55       kernel 0         k1       56       kernel 1         at0       57       assembler-temporary 1         ra       59       return address         fp       60       frame pointer         sp       61       global pointer	t7	37	caller-save 7
t10	t8	38	
t11 41 caller-save 11 t12 42 caller-save 12 t13 43 caller-save 13 t14 44 caller-save 14 t15 45 caller-save 15 t16 46 caller-save 16 t17 47 caller-save 17 t18 48 caller-save 18 t19 49 caller-save 19 t20 50 caller-save 20 t21 51 caller-save 21 x 52 general-purpose 0 y 53 general-purpose 1 z 54 general-purpose 1 z 54 general-purpose 1 at 56 kernel 1 at 57 assembler-temporary 0 at 1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	t9	39	
t12 42 caller-save 12 t13 43 caller-save 13 t14 44 caller-save 14 t15 45 caller-save 15 t16 46 caller-save 16 t17 47 caller-save 17 t18 48 caller-save 19 t20 50 caller-save 20 t21 51 caller-save 21 x 52 general-purpose 0 y 53 general-purpose 1 z 54 general-purpose 1 z 55 kernel 0 k1 56 kernel 1 at0 57 assembler-temporary 0 at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	t10	40	caller-save 10
t13	t11	41	caller-save 11
t14 44 caller-save 14 t15 45 caller-save 15 t16 46 caller-save 16 t17 47 caller-save 17 t18 48 caller-save 18 t19 49 caller-save 19 t20 50 caller-save 20 t21 51 caller-save 21 x 52 general-purpose 0 y 53 general-purpose 1 z 54 general-purpose 1 z 55 kernel 0 k1 56 kernel 1 at0 57 assembler-temporary 0 at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	t12	42	caller-save 12
t15	t13	43	caller-save 13
t16	t14	44	caller-save 14
t17	t15	45	caller-save 15
t18	t16	46	caller-save 16
t19 49 caller-save 19 t20 50 caller-save 20 t21 51 caller-save 21  x 52 general-purpose 0 y 53 general-purpose 1 z 54 general-purpose 2 k0 55 kernel 0 k1 56 kernel 1 at0 57 assembler-temporary 0 at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	t17	47	caller-save 17
t20 50 caller-save 20 t21 51 caller-save 21  x 52 general-purpose 0 y 53 general-purpose 1 z 54 general-purpose 2 k0 55 kernel 0 k1 56 kernel 1 at0 57 assembler-temporary 0 at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	t18	48	caller-save 18
t21 51 caller-save 21  x 52 general-purpose 0  y 53 general-purpose 1  z 54 general-purpose 2  k0 55 kernel 0  k1 56 kernel 1  at0 57 assembler-temporary 0  at1 58 assembler-temporary 1  ra 59 return address  fp 60 frame pointer  gp 61 global pointer  sp 62 stack pointer	t19	49	caller-save 19
x 52 general-purpose 0 y 53 general-purpose 1 z 54 general-purpose 2 k0 55 kernel 0 k1 56 kernel 1 at0 57 assembler-temporary 0 at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	t20	50	caller-save 20
y 53 general-purpose 1 z 54 general-purpose 2 k0 55 kernel 0 k1 56 kernel 1 at0 57 assembler-temporary 0 at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	t21	51	caller-save 21
z 54 general-purpose 2 k0 55 kernel 0 k1 56 kernel 1 at0 57 assembler-temporary 0 at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	X		general-purpose 0
k0 55 kernel 0 k1 56 kernel 1 at0 57 assembler-temporary 0 at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	У	53	
k1 56 kernel 1 at0 57 assembler-temporary 0 at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	Z	54	general-purpose 2
at0 57 assembler-temporary 0 at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	k0	55	kernel 0
at1 58 assembler-temporary 1 ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	k1	56	kernel 1
ra 59 return address fp 60 frame pointer gp 61 global pointer sp 62 stack pointer	at0	57	assembler-temporary 0
<pre>fp 60 frame pointer gp 61 global pointer sp 62 stack pointer</pre>	at1	58	assembler-temporary 1
gp 61 global pointer sp 62 stack pointer	ra	59	return address
sp 62 stack pointer	fp	60	frame pointer
	gp	61	global pointer
nc 63 program counter	sp	62	stack pointer
pc 05 program counter	рс	63	program counter

## **3 Instruction encodings**

	31 27	26 21	20 15	14 9	8 7	0
LDB	0 0 0 0 0	r	Х	у	E	0
LDH	0 0 0 0 1	r	Х	у	Е	0
LDW	0 0 0 1 0	r	Х	у		0
-	0 0 0 1 1		inva	lid opcode		
STB	0 0 1 0 0	r	Х	у		0
STH	0 0 1 0 1	r	Х	у		0
STW	0 0 1 1 0	r	Х	у		0
-	0 0 1 1 1		inva	lid opcode		
ADD	0 1 0 0 0	r	х	у		0
MUL	0 1 0 0 1	r	Х	у		0
DIV	0 1 0 1 0	r	Х	у		0
NOR	0 1 0 1 1	r	Х	у		0
MASK	0 1 1 0 0	r	Х	у	m	S
-	0 1 1 0 1		inva	lid opcode		
-	0 1 1 1 0		inva	lid opcode		
-	0 1 1 1 1		inva	lid opcode		
MOVI	1 0 0 0 0	r		i		S
ADDI	1 0 0 0 1	r		i		S
CMOV	1 0 0 1 0	r	Х	у		С
CMP	1 0 0 1 1	r	Х	у		С
-	1 0 1 0 0		inva	lid opcode		
-	1 0 1 0 1		inva	lid opcode		
-	1 0 1 1 0		inva	lid opcode		
CJMP	1 0 1 1 1	r	х	j		С
IN	1 1 0 0 0	r	Х	у		0
OUT	1 1 0 0 1	r	х	у		0
DSKR	1 1 0 1 0	r	Х	у		0
DSKW	1 1 0 1 1	r	Х	у		0
-	1 1 1 0 0		inva	lid opcode		
SYS	1 1 1 0 1					
IRET	1 1 1 1 0					
HALT	1 1 1 1 1	r				

## 4 Instruction formats

	31	27 2	26 2	1	20 15	14	!	9	8	7				0
R-form	opcode		r		х		У		Ε			C	)	
	31 :	27 2	26 2	1	20 15	14	,	9	8		5	4		0
M-form	opcode		r		Х		у			m			S	
	31	27 2	26 2	1	20						5	4		0
I-form	opcode		r				i						S	
	31	77 2	26 2	1	20 15	14		<b>-</b>	8			4	3	0
C-form	opcode		r	Ī	x		у					•		
	31 2	.7 2	26 2	.1	20 15	14		_			_	4	3	0
			20 2		20 15	14					<u> </u>	4	3	
J-form	opcode		r		X		j						(	

#### 5 Reference constants

```
enum cmpmode:
   CMP_NZ = 0b0000 /* test if x is Non-Zero */
   CMP_LEU = 0b0001 /* test if x is Less or Equal to y (unsigned) */
   CMP_LTU = 0b0010 /* test if x is Less Than y (unsigned) */
   CMP_EQ = 0b0011 /* test if x is Equal to y */
   CMP_EZ = Ob0100 /* test if x is Equal to Zero (the opposite of Non-Zero) */
   CMP\_GTU = 0b0101 /* test if x is Greater Than y (unsigned) */
   CMP_GEU = Ob0110 /* test if x is Greater or Equal to y (unsigned) */
   CMP_NE = Ob0111 /* test if x is Not Equal to y */
   CMP_X8 = Ob1000 /* RESERVED: do not use */
   CMP_LE = Ob1001 /* test if x is Less or Equal to y (signed) */
   CMP_LT = Ob1010 /* test if x is Less Than to y (signed) */
   CMP_X11 = Ob1011 /* RESERVED: do not use */
   CMP_X12 = Ob1100 /* RESERVED: do not use */
   CMP_GT = 0b1101 /* test if x is Greater Than y (signed) */
   CMP_GE = Ob1110 /* test if x is Greater or Equal to y (signed) */
   CMP_X15 = Ob1111 /* RESERVED: do not use */
enum shiftmode:
   SM_SHL = 0b00 /* Shift left */
SM_SHR = 0b01 /* Shift right unsigned (logical shift) */
   SM_SAR = 0b10 /* Shift right signed (arithmetic shift) */
   SM_X3 = Ob11 /* RESERVED: do not use */
enum blendmode:
   BM_MOV =
               0ъ00
   BM_AND =
                0b01
               0b10
   BM OR. =
   BM_XOR = Ob11
```

```
enum opcode:
         = 0x00
    I.DB
    LDH
          = 0x01
         = 0x02
    T.DW
    _LDE = 0x03 /* RESERVED: do not use */

\begin{array}{rcl}
STB & = 0x04 \\
STH & = 0x05
\end{array}

          = 0x06
    STW
    _STE = 0x07 /* RESERVED: do not use */
    ADD = 0x08
    MUL
          = 0x09
          = 0x0a
    DTV
    NOR = OxOb
    MASK = 0x0c
    _ALU5 = 0x0d /* RESERVED: do not use */
    _ALU6 = 0x0e /* RESERVED: do not use */
    _ALU7 = 0x0f /* RESERVED: do not use */
    \begin{array}{lll} \texttt{MOVI} &=& \texttt{Ox10} \\ \texttt{ADDI} &=& \texttt{Ox11} \end{array}
    CMOV = 0x12
    CMP
          = 0x13
    _{MOV4} = 0x14 /* RESERVED: do not use */
    _MOV5 = 0x15 /* RESERVED: do not use */
    _MOV6 = 0x16 /* RESERVED: do not use */
    CJMP = 0x17
          = 0x18
    TN
    OUT
          = 0x19
    DSKR = 0x1a /* Obsolete. Reserved for backwards compatability */
    DSKW = 0x1b /* Obsolete. Reserved for backwards compatability */
    _SYSO = 0x1c /* RESERVED: do not use */
    SYS = 0x1d
    IRET = 0x1e
    HALT = 0x1f
```

```
enum regname:
    REG_zz
             = 0
= 1
    REG_v0
    REG_v1
              = 2
              = 3
= 4
    REG_a0
    REG_a1
    REG_a2
              = 5
              = 6
    REG_a3
    REG_a4
    REG_a5
              = 8
              = 9
    REG_a6
              = 10
= 11
    REG_s0
    REG_s1
              = 12
    REG_s2
              = 13
= 14
    REG_s3
    REG_s4
              = 15
    REG_s5
              = 16
= 17
    REG_s6
    REG_s7
              = 18
= 19
    REG_s8
    REG_s9
    REG\_s10 = 20
    REG_s11
REG_s12
              = 21
= 22
    REG_s13 = 23
    REG_s14 = 24
REG_s15 = 25
    REG_s16
              = 26
    REG_s17
              = 27
              = 28
    REG_s18
    REG_s10 = 29
REG_t0 = 30
              = 31
    REG_t1
             = 32
= 33
    REG_t2
    REG_t3
              = 34
= 35
    REG_t4
    REG_t5
              = 36
    REG_t6
    REG_t7
REG_t8
              = 37
             = 38
              = 39
    REG_t9
    REG_t10 = 40
REG_t11 = 41
    REG_t12
              = 42
              = 43
    REG_t13
    REG_t14 = 44
    REG_t15 = 45
    REG_t16 = 46
              = 47
    REG_t17
              = 48
= 49
    REG_t18
    REG_t19
    REG_t20 = 50
REG_t21 = 51
              = 52
    REG_x
    REG_y
              = 53
              = 54
    REG_z
    REG_k0
              = 55
    REG_k1 = 56
REG_at0 = 57
    REG_at1 = 58
              = 59
    REG_ra
              = 60
    REG_fp
    REG_gp
              = 61
= 62
    \mathtt{REG\_sp}
              = 63
    REG_pc
```

## 6 Example code

```
bool evaluate_condition(enum cmpmode cc, u32 a, u32 b)
     switch (cc) {
          case CMP_NZ: return
                                              0 !=
          case CMP_LEU: return
                                              a <=
          case CMP_LTU: return
                                              a <
                                                            b;
          case CMP_EQ: return
case CMP_EZ: return
                                              a ==
                                              0 ==
          case CMP_GTU: return
                                              a >
          case CMP_GEU: return
                                            a >=
          case CMP_NE: return a != b;
case CMP_LE: return (i32) a <= (i32) b;</pre>
          case CMP_LT: return (i32) a < (i32) b;
case CMP_GT: return (i32) a > (i32) b;
case CMP_GE: return (i32) a >= (i32) b;
          default: /* invalid instruction */;
    }
```

#### 7 Hardware Instructions

#### 7.1 LDB Load 1 byte

	31				27	26 21	20 15	14 9	8	7 0
LDB (zero extension)	0	0	0	0	0	r	х	у	0	0
LDBS (sign extension)	0	0	0	0	0	r	Х	у	1	0


```
if E == 0:
    regs[r] := (u8) mem[regs[x] + regs[y] + o]
else:
    regs[r] := (i8) mem[regs[x] + regs[y] + o]
```

#### 7.2 LDH Load 2 bytes

	31				27	26 21	20 15	14 9	8	7 0
LDH (zero extension)	0	0	0	0	1	r	Х	у	0	0
LDHS (sign extension)	0	0	0	0	1	r	Х	у	1	0


```
if E == 0:
    regs[r] := (u16) mem[regs[x] + regs[y] + o]
else:
    regs[r] := (i16) mem[regs[x] + regs[y] + o]
```

#### 7.3 LDW Load 4 bytes




regs[r] := (u32) mem[regs[x] + regs[y] + o]

#### 7.4 STB Store 1 byte



mem[regs[x] + regs[y] + o] := (u8) regs[r]

#### 7.5 STH Store 2 bytes



mem[regs[x] + regs[y] + o] := (u16) regs[r]

## 7.6 STW Store 4 bytes

STW

invalid instruction

31				27	26 21	20 15	14 9	8	7 0
0	0	1	1	0	r	Х	у	0	0
0	0	1	1	0				1	

```
mem[regs[x] + regs[y] + o] := (u32) regs[r]
```

#### 7.7 ADD Add

ADD

invalid instruction

3	1				27	26 21	20 15	14 9	8	7 0
(	9	1	0	0	0	r	Х	у	0	0
(	9	1	0	0	0				1	

```
regs[r] := regs[x] + regs[y] + o
```

#### 7.8 MUL Multiply

MUL

invalid instruction

31				27	26 21	20 15	14 9	8	7	0
0	1	0	0	1	r	х	у	0	0	
0	1	0	0	1				1		

```
regs[r] := regs[x] * (regs[y] + o)
```

#### 7.9 DIV Divide

DIV

DIVI

33	1			2	<b>?7</b>	26 21	20 15	14 9	8	7 0
0	) 1	. 0	(	) :	1	r	Х	у	0	0
0	) 1	. 0	(	) :	1	r	Х	у	1	0

```
if E == 0:
    regs[r] := (u32) regs[x] / (u32) (regs[y] + o)
else:
    regs[r] := (i32) regs[x] / (i32) (regs[y] + o)
```

## 7.10 NOR Negated Logical-OR

NOR

invalid instruction

3	31				27	26 21	20 15	14 9	8	7 0	
(	0	1	0	1	1	r	Х	у	0	0	
(	0	1	0	1	1	r	Х	у	1	0	

```
regs[r] := ~(regs[x] | regs[y] | o)
```

## **7.11** MASK Masked bit manipulation

	31		2	26	21	20 15	14 9	8		5	4 0
MASK	0 1	1	0 0	r		Х	у		m		S
SHL	0 1	1	0 0	r		Х	у	0	0 0	0	S
SHR	0 1	1	0 0	r		х	у	0	0 0	1	S
SAR	0 1	1	0 0	r		Х	у	0	0 1	0	S
invalid instruction	0 1	1	0 0					0	0 1	1	
SHL0	0 1	1	0 0	r		х	у	0	1 0	0	S
SHR0	0 1	1	0 0	r		Х	у	0	1 0	1	S
SAR0	0 1	1	0 0	r		Х	у	0	1 1	0	S
invalid instruction	0 1	1	0 0					0	1 1	1	
SHLA	0 1	1	0 0	r		Х	у	1	0 0	0	S
SHRA	0 1	1	0 0	r		X	у	1	0 0	1	S
SARA	0 1	1	0 0	r		Х	у	1	0 1	0	S
invalid instruction	0 1	1	0 0					1	0 1	1	
SHLX	0 1	1	0 0	r		Х	у	1	1 0	0	S
SHRX	0 1	1	0 0	r		х	у	1	1 0	1	S
SARX	0 1	1	0 0	r		х	у	1	1 1	0	S
invalid instruction	0 1	1	0 0					1	1 1	1	_

#### 7.12 MOVI Assign immediate value to register

```
regs[r] := ((u16) i) << s
```

## 7.13 ADDI Add immediate value to register

regs[r] := regs[r] + (((u16) i) << s)

## 7.14 CMOV Conditional Move

7.14 CMOV CONGCCCO	ııa c	. 10	v C									
	31			27	26 21	20 15	14 9	1	3	2	1	0
CMOV	1 0	0	1	0	r	x	У			(	<u> </u>	
CMNZ	1 0	0	1	0	r	х			0	0	0 (	<b>9</b>
CMLEU	1 0	0	1	0	r	х	у		0	0	0 :	1
CMLTU	1 0	0	1	0	r	х	у		0	0	1 (	9
CMEQ	1 0	0	1	0	r	Х	у		0	0	1 :	1
CMEZ	1 0	0	1	0	r	Х			0	1	0 (	อ
CMGTU	1 0	0	1	0	r	Х	у		0	1	0 :	1
CMGEU	1 0	0	1	0	r	Х	у		0	1	1 (	อ
CMNE	1 0	0	1	0	r	х	у		0	1	1 :	1
invalid instruction	1 0	0	1	0					1	0	0 (	9
CMLE	1 0	0	1	0	r	х	у		1	0	0 :	1
CMLT	1 0	0	1	0	r	х	у		1	0	1 (	9
invalid instruction	1 0	0	1	0					1	0	1 :	1
invalid instruction	1 0	0	1	0					1	1	0 (	9
CMGT	1 0	0	1	0	r	х	у		1	1	0 :	1
CMGE	1 0	0	1	0	r	х	у		1	1	1 (	อ
invalid instruction	1 0	0	1	0					1	1	1 :	1

```
bool cond := evaluate_condition(c, regs[x], regs[y])

if (cond)
    regs[r] := regs[x]
```

## **7.15** CMP Compare values

	31		27	26 21	20 15	14 9	3	2	1 0
CMP	1 0	0	1 1	r	Х	у		C	
SNZ	1 0	0	1 1	r	х		0	0	0 0
SLEU	1 0	0	1 1	r	х	у	0	0	0 1
SLTU	1 0	0	1 1	r	Х	у	0	0	1 0
SEQ	1 0	0	1 1	r	х	у	0	0	1 1
SEZ	1 0	0	1 1	r	Х		0	1	0 0
SGTU	1 0	0	1 1	r	Х	у	0	1	0 1
SGEU	1 0	0	1 1	r	Х	у	0	1	1 0
SNE	1 0	0	1 1	r	Х	у	0	1	1 1
invalid instruction	1 0	0	1 1				1	0	0 0
SLE	1 0	0	1 1	r	Х	у	1	0	0 1
SLT	1 0	0	1 1	r	Х	у	1	0	1 0
invalid instruction	1 0	0	1 1				1	0	1 1
invalid instruction	1 0	0	1 1				1	1	0 0
SGT	1 0	0	1 1	r	Х	у	1	1	0 1
SGE	1 0	0	1 1	r	Х	у	1	1	1 0
invalid instruction	1 0	0	1 1				1	1	1 1

```
bool cond := evaluate_condition(c, regs[x], regs[y])

if cond:
    regs[r] := 1
else:
    regs[r] := 0
```

#### 7.16 CJMP Conditional Jump

CJMP	
BNZ  1 0 1 1 1	1 0
BLEU         1 0 1 1 1         r         x         j         0 0           BLTU         1 0 1 1 1         r         x         j         0 0           BEQ         1 0 1 1 1         r         x         j         0 0           BEZ         1 0 1 1 1         r         x         j         0 1	
BLTU         1 0 1 1 1         r         x         j         0 0           BEQ         1 0 1 1 1         r         x         j         0 0           BEZ         1 0 1 1 1         r         x         j         0 1	0 0
BEQ         1 0 1 1 1         r         x         j         0 0           BEZ         1 0 1 1 1         r         x         j         0 1	0 1
BEZ 1 0 1 1 1 r X j 0 1	1 0
	1 1
BGTU 1 0 1 1 1 r X i 0 1	0 0
	0 1
BGEU 1 0 1 1 1 r x j 0 1	1 0
BNE 1 0 1 1 1 r x j 0 1	1 1
invalid instruction 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0 0
BLE 10111 r x j 10	0 1
BLT 1 0 1 1 1 r X j 1 0	1 0
invalid instruction 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 1
invalid instruction 1 0 1 1 1 1	0 0
BGT 1 0 1 1 1 r x j 1 1	0 1
BGE 1 0 1 1 1 r x j 1 1	1 0
invalid instruction 1 0 1 1 1 1	1 1

```
/* Note: CJMP uses (regs[r],regs[x]) while CMOV and CMP use (regs[x],regs[y]) */
bool cond := evaluate_condition(c, regs[r], regs[x])

/* The (signed) "j" field signifies how many instructions to jump */
if cond:
    regs[63] := regs[63] + (j * 4)
```

## 7.17 IN Read word from device



This instruction is only valid in privileged execution mode. For example, if you are running a general-purpose operating system (like Fenix), only the kernel can access this instruction.

IN invalid instruction

3	31				27	26 21	20 15	14 9	8	7 0
	1	1	0	0	0	r	Х	у	0	0
	1	1	0	0	0				1	

```
var dev_id := regs[x]
var port_id := regs[y] + o
regs[r] := device[dev_id].port[port_id]
```

#### 7.18 OUT Write word to device



This instruction is only valid in privileged execution mode. For example, if you are running a general-purpose operating system (like Fenix), only the kernel can access this instruction.

OUT

invalid instruction

31	L				27	26 21	20 15	14 9	8	7 0
1	-	1	0	0	1	r	Х	у	0	0
1	•	1	0	0	1				1	

```
var dev_id := regs[x]
var port_id := regs[y] + o
device[dev_id].port[port_id] := regs[r]
```

## 7.19 DSKR Read sector from disk



This instruction is obsolete, and only exists for backwards compatibility with the U5 architecture. It must not be used in new programs.



This instruction is only valid in privileged execution mode. For example, if you are running a general-purpose operating system (like Fenix), only the kernel can access this instruction.

#### 7.20 DSKW Write sector to disk



This instruction is obsolete, and only exists for backwards compatibility with the U5 architecture. It must not be used in new programs.



This instruction is only valid in privileged execution mode. For example, if you are running a general-purpose operating system (like Fenix), only the kernel can access this instruction.

#### 7.21 sys Perform system call

SYS

Perform a system call. Before calling sys, prepare argument registers in accordance with the syscall calling convention. When invoking sys, the syscall handler takes over execution.

```
saved_reg_62 := regs[62]
saved_reg_63 := regs[63]
regs[63] := address_of_system_call_handler
```

#### 7.22 IRET Return from interrupt



This instruction is only valid in privileged execution mode. For example, if you are running a general-purpose operating system (like Fenix), only the kernel can access this instruction.

IRET



regs[62] := saved\_reg\_62
regs[63] := saved\_reg\_63

#### 7.23 HALT Halt execution

HALT

31				27	26	21	20	0
1	1	1	1	1	r			

Halts the CPU. The register can be used to signify a return value. When running through an emulator, this register can be used to indicate a return value to the emulator. When running on physical hardware, the meaning of the register depends on the debug facilities present in the CPU. If no such debug facilities are present, the register is ignored.

#### 8 Pseudo-instructions

To improve the usability of Femtium, the assembler and compiler toolchains support a number of Pseudo-instructions. Unlike hardware instructions, these instructions do not have their own opcode or instruction encoding. They are aliases for hardware instructions, and are available for convenience.

#### 8.1 MV Move value between registers

```
MV A, B
```

Moves the value from  ${\tt B}$  into  ${\tt A}$ . Expands to

ADD A , B , rO , 0

#### 8.2 NOT Bitwise NOT

NOT A, B

Sets register A to the bit-wise negation of the value in register B.

Expands to

NOR A, B, B, O

#### 8.3 AND Bitwise AND

AND A, B

Sets register A to (A AND B). Expands to

SHLA A, B, ro, 0

#### 8.4 OR Bitwise OR

OR A, B

Sets register A to (A OR B). Expands to

SHLO A , B , ro , 0

#### 8.5 INC Increment register

INC A

Increments register A by 1. Expands to

ADD A , A , ro , 1

#### 8.6 DEC Decrement register

INC A

Decrements register A by 1. Expands to

ADD A , A , rO , -1

## 8.7 JMP Unconditional jump

## 8.8 RET Return from function call

Usage:

RET

Return from function call. Expands to  $$\tt ADD \ pc$  ,  $\tt ra$  ,  $\tt r0$  ,  $\tt 0$