




How do computers get faster and walls encountered?

What is & why Vectorization?

Instruction sets w/support for Vectorization


**Vector processors** 

Vectorization & Coding in C





# How do computers get faster and walls encountered?

- Power Wall
  - > Frequency Wall




New plot and data collected for 2010-2017 by K. Rupp






# Power & Frequency Wall


# Why so many transistors? L2-L3 Caches




- 1 bit of SRAM
- Static RAM, not SDRAM!
- Typically based on MOSFET transistors.
- 4 transistors needed to hold the bit of data.
- 2 transistors as gates.
- 6 transistors per cell

256 MB 268,435,456 B 2,147,483,648 b 12,884,901,888 transistors









# Power & Frequency Wall


#### AMD's 2nd Gen EPYC Rome





- ➤ 39.54 Billion on The Entire Chip
- 9 die design MCM (Multi-Chip-Module)
- > 8 Compute Core dies (CCD)
  - Each CCD has 2 Compute Core Complexes (CCX)
- > 1 I/O die

https://wccftech.com/amd-2nd-gen-epyc-rome-iod-ccd-chipshots-39-billion-transistors/



# Power & Frequency Wall


#### Does it really matter?



"The Ring of Death"


Some analysts claim: "The failures resulted from the multicore IBM Cell derivative causing solder connections to melt and separate from the circuit board.

XBOX 360 lesson learned!



# How do computers get faster and walls encountered?


- Power WallFrequency Wall
  - > ILP Wall



FETCH	DECODE	EXECUTE	STORE					
	FETCH	DECODE	EXECUTE	STORE				
		FETCH	DECODE	EXECUTE	STORE			
			FETCH	DECODE	EXECUTE	STORE		
				FETCH	DECODE	EXECUTE	STORE	
					FETCH	DECODE	EXECUTE	STORE

**Clock Cycles** 

Scalar (pipelined)



Important concepts

CPI = Cycles Per (Low Level) Instruction


FETCH DECODE EXECUTE STORE

FETCH DECODE EXECUTE STORE

CPI = 4

Pipeline Depth # of stages in the pipeline.

Pipeline Depth = 4




#### Important concepts

FETCH	DECODE	EXECUTE	STORE					
	FETCH	DECODE	EXECUTE	STORE				
		FETCH	DECODE	EXECUTE	STORE			
			FETCH	DECODE	EXECUTE	STORE		
				FETCH	DECODE	EXECUTE	STORE	
					FETCH	DECODE	EXECUTE	STORE

CPI = 1

Pipeline Depth = 4




How many pipeline stages are in an Intel® CPUs?

A = Depends...

On the Instruction Set
Implementation

Year	Microarchitecture	Pipeline stages
1979	8086	
1982	186	
1982	286	
1985	386	
1989	486	
1993	P5 (Pentium)	
1995	P6 (Pentium Pro)	
1999	P6 (Pentium 3)	
2000	NetBurst (Willamette)	
2002	NetBurst (Northwood)	
2004	NetBurst (Prescott)	
2006	Core	
2008	Bonnell	
2011	Sandy Bridge	
2013	Silvermont	
2013	Haswell	
2014	Broadwell	
2015	Skylake	
2016	Kabylake	
2017	Coffee Lake	
2018	Whiskey Lake	
2018	Amber Lake	
2019	Cascade Lake	
2019	Comet Lake	
2019	Ice Lake	
2019	Lakefield	
	Lakefield posible stages, including load, fe	tch, store y retire




How many pipeline stages are in an Intel® CPUs?

A = Depends...

On the Instruction Set
Implementation


Year	Microarchitecture	Pipeline stages					
1979	8086						
1982	186						
1982	286						
1985	386	3					
1989	486	3					
1993	P5 (Pentium)	5					
1995	P6 (Pentium Pro)	17					
1999	P6 (Pentium 3)	15					
2000	NetBurst (Willamette)	20					
2002	NetBurst (Northwood)	20					
2004	NetBurst (Prescott)	31					
2006	Core	14					
2008	Bonnell	20					
2011	Sandy Bridge	16					
2013	Silvermont	19					
2013	Haswell	16					
2014	Broadwell	16					
2015	Skylake	16					
2016	Kabylake	16					
2017	Coffee Lake	16					
2018	Whiskey Lake	16					
2018	Amber Lake	16					
2019	Cascade Lake	16					
2019	Comet Lake	16					
2019	Ice Lake	20					
2019	Lakefield	20					
Maximum p	Maximum posible stages, including load, fetch, store y retire						



FETCH	DECODE	EXECUTE	STORE					
	FETCH	DECODE	EXECUTE	STORE				
		FETCH	DECODE	EXECUTE	STORE			
			FETCH	DECODE	EXECUTE	STORE		
				FETCH	DECODE	EXECUTE	STORE	
					FETCH	DECODE	EXECUTE	STORE

**Clock Cycles** 

Scalar (pipelined)



Scalar Pipeline Stage

FETCH	DECODE	EXECUTE	STORE					
	FETCH	DECODE	EXECUTE	STORE				
		FETCH	DECODE	EXECUTE	STORE			
			FETCH	DECODE	EXECUTE	STORE		
				FETCH	DECODE	EXECUTE	STORE	
					FETCH	DECODE	EXECUTE	STORE

**Clock Cycles** 


S + SP

Pipeline Stage

F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	S2	S3						
	F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	<b>S2</b>	S3					
		F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	<b>S2</b>	<b>S3</b>				
			F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	<b>S2</b>	<b>S3</b>			
				F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	<b>S2</b>	<b>S3</b>		
					F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	<b>S2</b>	<b>S3</b>	
						F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	<b>S2</b>	<b>S3</b>

**Clock Cycles** 

Scalar + Superpipelined



	1 4
	שמב
b	Sta
اح	a C
Ú	<u>i</u>
S	Pin
	)

FETCH	DECODE	EXECUTE	STORE					
	FETCH	DECODE	EXECUTE	STORE				
		FETCH	DECODE	EXECUTE	STORE			
			FETCH	DECODE	EXECUTE	STORE		
				FETCH	DECODE	EXECUTE	STORE	
					FETCH	DECODE	EXECUTE	STORE

**Clock Cycles** 


SScalar


Pipeline Stage

FETCH	DECODE	EXECUTE	STORE		
FETCH	DECODE	EXECUTE	STORE		
	FETCH	DECODE	EXECUTE	STORE	
	FETCH	DECODE	EXECUTE	STORE	
		FETCH	DECODE	EXECUTE	STORE
		FETCH	DECODE	EXECUTE	STORE

**Clock Cycles** 

Superscalar






#### Note:

- Multiple functional units.
- ❖ More complicated logic.

# Superscalar

Source: Jason Carey




More important concepts...

FETCH	DECODE	EXECUTE	STORE		
FETCH	DECODE	EXECUTE	STORE		
FETCH	DECODE	EXECUTE	STORE		
	FETCH	DECODE	EXECUTE	STORE	
	FETCH	DECODE	EXECUTE	STORE	
	FETCH	DECODE	EXECUTE	STORE	
		FETCH	DECODE	EXECUTE	STORE
		FETCH	DECODE	EXECUTE	STORE
		FETCH	DECODE	EXECUTE	STORE

CPI = 0.33

IPC Instructions Per Cycle = 1/CPI = 3

ILP Instruction Level Parallelism = IPC = 3



_	ge
ש	Sta
ש	ne
Ŏ	eli
<b>7</b> )	Pip
	_

FETCH	DECODE	EXECUTE	STORE					
	FETCH	DECODE	EXECUTE	STORE				
		FETCH	DECODE	EXECUTE	STORE			
			FETCH	DECODE	EXECUTE	STORE		
				FETCH	DECODE	EXECUTE	STORE	
					FETCH	DECODE	EXECUTE	STORE

**Clock Cycles** 


SS + SP

Pipeline Stage

F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	<b>S2</b>	<b>S3</b>		
F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	<b>S2</b>	<b>S3</b>		
	F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	<b>S2</b>	S3	
	F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	S2	<b>S3</b>	
		F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	<b>S2</b>	<b>S3</b>
		F1	F2	F3	D1	D2	D3	E1	E2	E3	<b>S1</b>	S2	<b>S</b> 3

**Clock Cycles** 

Superscalar + Superpipelined





#### ➤ Given...

FETCH DECODE EXECUTE STORE FETCH DECODE EXECUTE STORE FETCH DECODE EXECUTE STORE

**FETCH** 

DECODE

FETCH

EXECUTE

**FETCH** 

STORE EXECUTE

STORE

STORE

DECODE EXECUTE

Scalar? Pipelined? Superscalar? Superpipelined? Scalar wo/pipeline.

$$IPC (ILP) = 0.25$$

Now consider a Scalar (Pipelined)...

How would the pipeline look with 3 complete instructions executed (consider 4-stage instructions)?


$$IPC(ILP) = 1$$

Is it Superscalar + Superpipelined?

$$CPI = 0.5$$


$$IPC (ILP) = 2$$

FETCH	DECODE	EXECUTE	STORE		
FETCH	DECODE	EXECUTE	STORE		
	FETCH	DECODE	EXECUTE	STORE	
	FETCH	DECODE	EXECUTE	STORE	
		FETCH	DECODE	EXECUTE	STORE
		FFTCH	DECODE	<b>EXECUTE</b>	STORE




- ➤ Superpiplined =>
  - Frequency => Power => Heat
- ➤ Superscalar =>
  - Instruction independence
  - More functional units requiered
  - More logic and intelligence needed
  - Complexity grows exponentially.






# How do we use Instruction Level Parallelism?



- > CPU does the job.
- > At runtime.
- > No code needed.
- > Special logic implemented in CPU.



# Teams 3

Comparing scientific application code vs. mainstream application code, which one do you think exhibits more ILP and why?


ILP Mainstream = 2 - 3

ILP Scientific > 3

- ➤ What is "Pointer Chasing Code"?
- ➤ What kind of ILP (at most) can we expect from an application using Pointer Chasing Code?


> Does the programming style of a developer affect parallelism? Explain.


YES!




# How do computers get faster and walls encountered?

- Power Wall
  - Frequency Wall
    - > ILP Wall
      - Memory Wall








VS.






#### Memory Wall in Pipelines....

a)										
Stage	FETCH	DECODE	EXECUTE	MEMORY	MEMORY	MEMORY	STORE			
e S		FETCH	DECODE	STALL	STALL	STALL	EXECUTE	STORE		
ii			FETCH	STALL	STALL	STALL	DECODE	EXECUTE	STORE	
Pipe				STALL	STALL	STALL	FETCH	DECODE	EXECUTE	STORE
	_									

**Clock Cycles** 

Memory Access stalls the pipeline until value is retrieved.



## Memory Wall in Pipelines....

In-Order Execution

Pipeline Stage


FETCH	DECODE	EXECUTE	MEMORY	MEMORY	MEMORY	STORE			
	FETCH	DECODE	STALL	STALL	STALL	EXECUTE	STORE		
		FETCH	STALL	STALL	STALL	DECODE	EXECUTE	STORE	
			STALL	STALL	STALL	FETCH	DECODE	EXECUTE	STORE

**Clock Cycles** 

Out-of-Order Execution

ge									
Sta	FETCH	DECODE	EXECUTE	MEMORY	MEMORY	MEMORY	STORE		
<u>э</u> е		FETCH	DECODE	EXECUTE	STORE				
pelir			FETCH	DECODE	EXECUTE	STORE			
Pip				FETCH	DECODE	EXECUTE	STORE		
	T I I								


**Clock Cycles** 



- > Even with advances
  - DRAM Speed.
  - DRAM organization.
  - Improved aproaches to memory hierarchy.
  - Out-of-order execution.
    - Even more complex logic.
    - o HW Implementation.

We hit the memory wall!





# How can we improve performance?

Threads, as seen in previous lectures, are an option...

, but....

they are **NOT** the only option...


- ➤ Power wall
- > Frequency wall
- > ILP wall
- ➤ Memory wall

Hardware keeps improving through parallelism.


Software can't stay behind!




Vectorization











# See You Next Time!

