

SIMD in the real world?

Can you think of an example where SIMD can be used?




Hint: SAME Instruction over lots and lots of Data.

□ Image Processing
 □ 3D graphics
 □ Rendering
 □ Criptography
 □ Compression
 □ Video Processing
 □ conversion between video standards and frame rates

 (NTSC to/from PAL, NTSC to/from HDTV formats)
 □ deinterlacing
 □ image noise reduction
 □ adaptive video compression

image enhancement


☐ And many many MORE!



Vectorization comparison with mundane objects



Vectorization!





What is VECTORIZATION and its relation to SIMD?

Scalar Instructions

$$(4)+(1)=(5)$$


$$[0]+[3]=[3]$$

$$(-2)+(8)=(6)$$

$$9 + (-7) = 2$$

Vector Instructions

Vector Length



1. Load (A)


2. Load (B)


4. Store (C)

3. C = Sum (A+B)

Example... Scalar instructions...

32 bit signed integer






Scalar Instructions

$$4 + 1 = 5$$

$$(0)+(3)=(3)$$

$$(-2) + (8) = (6)$$

$$(9)+(-7)=(2$$




—

Example... Scalar instructions...

32 bit signed integer

i+1

i+2




i+4

i+3

- 2. Load (B)
- 3. C = Sum (A+B)
- 4. Store (C)

1. Load (A)

- 5 8. Repeat with 0 + 3 = 3
- 9 12. Repeat with -2 + 8 = 6
- 13 16. Repeat with 9 + -7 = 2



i+5

i+6

i+7

Scalar Instructions


$$4 + 1 = 5$$

$$(0)+(3)=(3)$$

$$(-2)+(8)=(6)$$


$$(9)+(-7)=(2$$

Vector Instructions





Example... Now using VECTOR instructions...

32 bit signed integer



- 1. Load (vA)
- 2. Load (vB)
- 3. vC = Sum(vA+vB)
- 4. Store (vC)






What did you notice?


Memory?

- Elements are located next to each other. Contiguous.
- Elements are normally and preferable aligned.

Registers?


"Special Looooong Registers"





Components needed for a processor to use vectors.

- ➤ With VECTOR Instruction Set Extensions.
- ➤ With Special Registers, transistors & logic.




First INTEL® VECTOR Instructions



- > 1996
- > CISC
- Superscalar
- > IA-32 32-bit version of the x86 instruction set architecture
- \rightarrow MMX = SIMD (64 bit)


MMX = Multimedia Extensions




And after...

MMX: Multimedia Extension SSE: Streaming SIMD Extension AVX: Advanced Vector Extension

x86-16	8086
	286
	386
	486
	Pentium
MMX	Pentium MMX
SSE	Pentium III
SSE2	Pentium 4
SSF3	Pentium 4E
	Pentium 4F
	Core 2 Duo
SSE4	Penryn
	Core i7 (Nehalem)
AVX	Sandy Bridge
AVX2	Haswell
AVX-512	Skylake X
	MMX SSE SSE2 SSE3 SSE4 AVX AVX2






And after...

Vendor	Name		u-way	Precision	Introduced with
Intel	SSE SSE2 SSE3 SSSE3 SSE4	+	4-way 2-way	single double	Pentium III Pentium 4 Pentium 4 (Prescott) Core Duo Core2 Extreme (Penryn)
	AVX		8-way 4-way	single double	Core i7 (Sandybridge)
Intel	IPF		2-way	single	Itanium
Intel	LRB		16-way 8-way	single double	Larrabee
AMD	3DNow! Enhanced 3DNow!		2-way	single	K6 K7
	3DNow! Professional AMD64	+	4-way 2-way	single double	Athlon XP Opteron
Motorola	AltiVec		4-way	single	MPC 7400 G4
IBM	VMX SPU	+	4-way 2-way	single double	PowerPC 970 G5 Cell BE
IBM	Double FPU		2-way	double	PowerPC 440 FP2

Source: (<u>CS263-2300 ETH</u>)





Use https://www.amd.com/en/products/specifications to answer the following:

❖ What SIMD extensions does the i5-8350U processor support?

Intel® SSE4.1, Intel® SSE4.2, Intel® AVX2

❖ What is the targeted segment for i5-8350U processor?

Mobile

❖ Does the Intel Itanium Processor 9760 has any kind of SIMD extensions?

No extensions*

Intel Xeon Platinum 9282, second generation of Intel Xeon Scalable Processors support for SIMD extensions?


Intel® AVX-512

❖ Is there an Intel® ATOM processor that supports AVX, AV2 o AVX-512?

❖ AMD Ryzen[™] Threadripper[™] 1950X Processor supports AVX2 and/or AVX-512?

AVX2

No




• Datatypes: BYTE, WORD, DWORD

21	10	0		U		
2 172212133		AH	AL			
EAX		Д	X			
		ВН	BL			
EBX		В	SX			
		CH	CL			
ECX		CX				
		DH	DL			
EDX		C	X			
ESP		9	SP			
EBP		Е	3P			
ESI		9	SI			
EDI		[OI			
1						

General Purpose Registers

	x86-16	8086
		286
x86-32		386
		486
		Pentium
	MMX	Pentium MMX
	SSE	Pentium III
	SSE2	Pentium 4
	SSE3	Pentium 4E
x86-64/em	64t	Pentium 4F
		Core 2 Duo
	SSE4	Penryn
		Core i7 (Nahalem)



- Datatypes: BYTE, WORD, DWORD y QWORD
- The ST(x) registers are accessible as a stack by the FPU, while the MMX registers are accessible by specific instructions.
- For extended precision (80 bits) floating point operations the vectorization is impossible.


31	16	8	3 0			
/ 		AH	AL			
EAX		A	ΑX			
551/		ВН	BL			
EBX		E	3X			
500		CH	CL			
ECX		CX				
		DH	DL			
EDX		DX				
ESP		SP				
EBP		ВР				
ESI		SI				
EDI		DI				

79 64		0
ST(0)	MM0	
ST(1)	MM1	
ST(2)	MM2	
ST(3)	MM3	
ST(4)	MM4	
ST(5)	MM5	
ST(6)	MM6	
ST(7)	MM7	

General Purpose Registers

X87 FPU Data/MM Registers

	x86-16	8086
		286
x86-32		386
		486
		Pentium
	MMX	Pentium MMX
	SSE	Pentium III
	SSE2	Pentium 4
	SSE3	Pentium 4E
x86-64/em	64t	Pentium 4F
		Core 2 Duo
	SSE4	Penryn
		Core i7 (Nahalem)




- Datatypes: BYTE, WORD, DWORD y QWORD
- The ST(x) registers are accessible as a stack by the FPU, while the MMX registers are accessible by specific instructions.
- For extended precision (80 bits) floating point operations the vectorization is impossible.


31	16	8		o WIII	VIX	55E
EAX		AH A	AL	79 64	0	127 0
		ВН	BL	ST(0)	MM0	XMM0
EBX			X	ST(1)	MM1	XMM1
ECX		СН	CL	ST(2)	MM2	XMM2
		DH	X DL	ST(3)	ММ3	ХММЗ
EDX			X	ST(4)	MM4	XMM4
ESP		S	P	ST(5)	MM5	XMM5
EBP		В	P	ST(6)	ММ6	XMM6
ESI		s	I	ST(7)	MM7	XMM7
EDI		D	I			

General Purpose Registers

X87 FPU Data/MM Registers

XMM Registers





When data is vectorial, the processor may use any of two options:

- To use the FPU (x87)
- To use XMM registers

```
float x[4], y[4], z[4];
int i;
...
for (i=0;i<4;i++)
    z[i]=x[i]*y[i];</pre>
```


Assembly for Intel SSE

```
movaps x, %xmm0 mulps y, %xmm0 movaps %xmm0, z
```

Which one is better in terms of performance/IPC?

Assembly for x87

```
flds x
fmuls y
flds 4+x
fmuls 4+y
flds 8+x
fmuls 8+y
flds 12+x
fmuls 12+y
fxch %st(3)
fstps z
fxch %st(1)
fstps 4+z
fstps 8+z
fstps 12+z
```



x86-64 Architecture

53	32	16	8	
RAX	EA	x	AH	AL
			A	X
RBX	EB	v	ВН	BL
KDA			В	X
RCX	EC	v	CH	CL
NCA		^	С	X
RDX		_	DH	DL
	ED	×	D	Χ
RSP	ES	Р	SP	SPL
RBP	EB	P	ВР	BPL
RSI	ES	I	SI	SIL
RDI	ED	I	DI	DIL
R8	R8	D _	R8W	R8B
R9	R9	D	R9W	R9B

· .

R15 R15D R15W R15B

General Purpose Registers

XMM Registers


0

XMM0 XMM1 XMM2


XMM3


XMM15

127



Intel 64 / AMD x86-64 Full Architectures









x87 tag-word, control-word, and status-word registers




Register extensions, supported in 64-bit mode







- ✓ Each version incorporate new instructions.
- ✓ Backward compatibility is guaranteed.
- ✓ Each core can execute SSE instructions independently.




Data extensions (SSE)

- Floating point vectors
 - 4-way single precision (DWORD)
- Floating point scalars
 - Single precision (DWORD)

128 bits					
			1		
		•			


128	bits	
		J





Data extensions (SSE2)

- Integer vectors
 - 16-way bytes (BYTE)
 - 8-way 2 bytes (WORD)
 - 4-way 4 bytes (DWORD)
 - 2-way 8 bytes (QWORD)
- Floating point vectors
 - 4-way single precision (DWORD)
 - 2-way double precision (QWORD)
- Floating point scalars
 - Single precision (DWORD)
 - Double precision (QWORD)

	128	bits			LSB
					1
			·	·	









Focus:

Horizontal work within the register.

HADDPD — (Horizontal-Add-Packed-Double)

HADDPS (Horizontal-Add-Packed-Single)


HSUBPD — (Horizontal-Subtract-Packed-Double)

HSUBPS — (Horizontal-Subtract-Packed-Single)

Also:

3D and Digital Signal Processing operations.

Convert FP to Int avoiding pipeline stall.






Focus:

Integers

Use of either MMX or XMM registers.






Focus:

Non multimedia.

Dot product.


Absolute, Max/Min, Round

String and Text New Instructions



Advanced Vector eXtensions - AVX

- ➤ Width of registers increased from 128 to 256 bits.
- ➤ 8 registers in 32 bit mode: YMM0 YMM7.
- ➤ 16 registers in 64 bit mode: YMM0 YMM15.
- > Three-operand SIMD instruction format vs two-operand in SSE.
- > The alignment requirement of SIMD memory operands is relaxed.




Advanced Vector eXtensions 2 – AVX2

- > Three-operand general-purpose bit manipulation and multiply
- ➤ Gather support, enabling vector elements to be loaded from non-contiguous memory locations
- > DWORD- and QWORD-granularity any-to-any permutes
- > Vector shifts.
- > Three-operand fused multiply-accumulate support (FMA3)

$$a = a \cdot c + b$$

$$a = b \cdot a + c$$

$$a = b \cdot c + a$$



Note on FMA4...

> Four-operand fused multiply-accumulate support (FMA4)

$$a = b \cdot c + d$$

Only available in:




"Heavy equipment" processors

Zen processors*




Advanced Vector eXtensions 512 - AVX-512


- → 32 x 512-bit registers (Named: ZMM0 ZMM31)
- Consists of multiple extensions
- Not meant to be supported by all processors implementing them.
- Only the core extension AVX-512F (AVX-512 Foundation) is required by all implementations.



AVX Family



- ✓ Each version incorporate new instructions.
- ✓ Backward compatibility is guaranteed.
- ✓ Each core can execute AVX instructions independently.
- ✓ But... there is a consideration...





	☐ AVX-512
	☐ AVX-512F
	☐ AVX-512BW
	☐ AVX-512CD
	☐ AVX-512DQ
	☐ AVX-512ER
	☐ AVX-512IFMA52
	☐ AVX-512PF
	☐ AVX-512VL
	☐ AVX-512VPOPCNTDQ
	☐ AVX-512_4FMAPS
	☐ AVX-512_4VNNIW
	☐ AVX-512_BF16
	☐ AVX-512_BITALG
	☐ AVX-512_VBMI
Ī	☐ AVX-512_VBMI2
	☐ AVX-512_VNNI
Ī	☐ AVX-512_VP2INTERSECT
	_

AVX-512? AVX-512-F?

Intel is introducing several variations of the new AVX-512 instruction support, based on the hardware and market segmentation. Ultimately there is one underlying set of AVX-512 instructions supported, and the different variants add different instructions.

AVX-512-F: F for Foundation

AVX-512-BW: Support for 512-bit Word support

AVX-512-CD: Conflict Detect (loop vectorization with possible conflicts)

AVX-512-DQ: More instructions for double/quad math operations

AVX-512-ER: Exponential and Reciprocal

AVX-512-IFMA: Integer Fused Multiply Add with 52-bit precision


AVX-512-PF: Prefetch Instructions

AVX-512-VBMI: Vector Byte Manipulation Instructions

AVX-512-VL: Foundation plus <512-bit vector length support

AVX-512-4VNNIW: Vector Neural Network Instructions Word (variable precision)

AVX-512-4FMAPS: Fused Multiply Accumulation Packed Single precision






> AVX, AVX2, AVX-512... Is it really worth it?

- · 512-bit wide vectors
- 32 operand registers
- 8 64b mask registers
- Embedded broadcast
- Embedded rounding


Microarchitecture	Instruction Set	SP FLOPs / cycle	DP FLOPs / cycle
Skylake	Intel® AVX-512 & FMA	64	32
Haswell / Broadwell	Intel AVX2 & FMA	32	16
Sandybridge	Intel AVX (256b)	16	8
Nehalem	SSE (128b)	8	4

Intel AVX-512 Instruction Types			
AVX-512-F	AVX-512 Foundation Instructions		
AVX-512-VL	Vector Length Orthogonality : ability to operate on sub-512 vector sizes		
AVX-512-BW	512-bit Byte/Word support		
AVX-512-DQ	AVX-512-DQ Additional D/Q/SP/DP instructions (converts, transcendental support, etc.)		
AVX-512-CD	Conflict Detect: used in vectorizing loops with potential address conflicts		




Performance Benefit

AVX, AVX2, AVX-512... Is it really worth it?




https://www.extremetech.com/computing/257730-intel-may-deploy-avx-512-upcoming-10nm-cannon-lake-cpus




Performance Benefit

> AVX, AVX2, AVX-512... Is it really worth it?



https://www.extremetech.com/computing/257730-intel-may-deploy-avx-512-upcoming-10nm-cannon-lake-cpus




Summary

➤ All SIMD Registers...

54		0
	MM0	
	MM1	
	MM2	
	MM3	
	MM4	
	MM5	
	MM6	
	MM7	

MMX




Summary

➤ All SIMD Registers...

54		0
	MM0	
2	MM1	
	MM2	
	ММЗ	
	MM4	
	MM5	
	ММ6	
	MM7	

MMX

XMM0 XMM1 XMM2 XMM3 XMM4 XMM5 XMM6 XMM7 8MMX XMM9 XMM10 XMM11 XMM12 XMM13 XMM14 XMM15




Summary

➤ All SIMD Registers...

4		0
	MM0	
	MM1	
	MM2	
	ММЗ	
	MM4	
	MM5	
	MM6	
	MM7	

SSE AVX

255	128	127	0
YMN	10	XMI	MO.
YMN	11	XMI	W1
YMN	12	XMI	M2
YMN	13	XMI	M3
YMN	14	XMI	M4
YMN	15	XMI	W5
YMN	16	XMI	M6
YMN	17	XMI	M7
YMN	18	XMI	M8
YMN	19	XMI	M9
YMM	10	XMN	110
YMM	11	XMN	111
YMM	12	XMN	112
YMM	13	XMN	113
YMM	14	XMN	114
YMM	15	XMM	115



Summary

➤ All SIMD Registers...

	0
MM0	
MM1	
MM2	
ММЗ	
MM4	
MM5	
MM6	
MM7	
	MM1 MM2 MM3 MM4 MM5

511

ZMM0

ZMM1

ZMM2

ZMM3

ZMM4

ZMM5

ZMM6

ZMM7

ZMM8

ZMM9

ZMM10

ZMM11 YMM11 XMM11 ZMM12 YMM12 XMM12 ZMM13 YMM13 XMM13 YMM14 XMM14 ZMM14 ZMM15 YMM15 XMM15 ZMM16 YMM16 XMM16 ZMM17 YMM17 XMM17 ZMM18 YMM18 XMM18 ZMM19 YMM19 XMM19 ZMM20 YMM20 XMM20 ZMM21 YMM21 XMM21 ZMM22 YMM22 XMM22 ZMM23 YMM23 XMM23 ZMM24 YMM24 XMM24 ZMM25 YMM25 XMM25 ZMM26 YMM26 XMM26 ZMM27 YMM27 XMM27 ZMM28 YMM28 XMM28 ZMM29 YMM29 XMM29 YMM30 XMM30 ZMM30 ZMM31 YMM31 XMM31

256 255

YMM0

YMM1

YMM2

YMM3

YMM4

YMM5

YMM6

YMM7

YMM8

YMM9

128 127

XMM0

XMM1

XMM2

XMM3

XMM4

XMM5

XMM6


XMM7

XMM8

XMM9

YMM10 XMM10

SSE AVX









Is it posible to support more than one Extension Instruction Set?


It's posible:


- More code
- Bigger binaries
- Installation logic

















Nickname: Axxxxxx - Nombre








Introduction to x64 Assembly





AMD64 Technology





For next class...



What Happened to Cyrix Processors? | Nostalgia Nerd

https://www.youtube.com/watch?v=iWGAdoMz1c0

