
## 24 June 2005

Implement a clock-synchronous VHDL entity with a serial data input and an enable input signal to activate the entity.

The entity receives 16 bits as serial input, from the least significant bit (b0) to the most significant bit (b15), and transfer these 16 bits to a parallel, 8-bits output in 2 consecutive bytes with the format:

[b15, ..., b8] followed by [b7, ..., b0].



1

2

8

10

11 12 13

14 15

16 17 18

19 20

21

22

23 24

25 26

27

28

29

30 31

32

33

34

35

36

37 38

39 40

41 42

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity SPConv is
  port(CLK, Sin, EN: in std_logic;
        Pout: out std_logic_vector (7 downto 0));
end SPConv;
architecture Behavioral of SPConv is
signal cnt: integer range 0 to 20:=0;
signal B: std_logic_vector (15 downto 0):= (others => 'Z');
   begin
      process(CLK, EN)
      begin
         if (EN = '0') then
            cnt <= 0;
             B <= (others => 'Z');
         elsif rising_edge(CLK) then
            if (cnt < 18) then
                case cnt is
                   when 0 to 15 => B <= \sin \& B(15 \text{ downto } 1);
                                    cnt <= cnt + 1;
                   when 16 => Pout <= B(15 downto 8);</pre>
                               cnt <= cnt + 1;
                   when 17 => Pout <= B(7 downto 0);
                               cnt <= cnt + 1;
                   when others => null;
                end case;
             end if;
         end if;
      end process;
end Behavioral;
```

1

4

6

7

8

9

10

11 12

13

14 15

16 17

18

19 20 21

22

23 24 25

26 27

28

29

30

31

32

33

34

35

37

38

39

40

41

42

44

45

46

47

48

49 50

51

52

53

54 55

56 57

58

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--Serial input: 16 bits from LSB to MSB;
--Parallel output: 2 bytes tranferred in two clock periods of time
-- (one period for each byte): first period: MSBs; second period: LSBs.
--if the entity is not enabled, POUT must be set in high impedance state.
--NB: 16 bit are stored from LSB to MSB, but must be tranferred to PUOT
--in reverse order; the first byte cannot be tranferred to POUT until
--all of the 16 bit have been uploaded from SIN
entity S_to_P is
  port (CLK, SIN, EN: in std_logic;
         POUT: out std_logic_vector (7 downto 0));
end S_to_P;
architecture Behavioral of S_to_P is
   signal cnt: integer range 0 to 18:=0;
   signal reg01, reg02, reg0UT: std_logic_vector (0 to 7):=(others => 'Z');
begin
process (CLK)
begin
if (rising_edge(CLK)) then
    --1) upload LSBs in regO1 (0<=cnt<8) and regOUT='Z';
   if (cnt < 8) then
     reg01 <= SIN & reg01(0 to 6);
     regOUT <= (others => 'Z');
      cnt <= cnt + 1;
   --2) upload MSBs in regO2 (8<=cnt<16) and regOUT='\mathbb{Z}';
   elsif (cnt > 7 and cnt < 16) then
     regO2 <= SIN & regO2 (0 to 6);
      regOUT <= (others => 'Z');
      cnt <= cnt + 1;
   --3) MSBs transferring to regOUT (cnt=16);
   elsif (cnt = 16) then
     regOUT <= regO2;
      cnt <= cnt + 1;
   --4) LSBs tranferring to regOUT (cnt=17);
   elsif (cnt = 17) then
     regOUT <= regO1;
      cnt <= cnt + 1;
   else
      regOUT <= (others => 'Z');
   end if;
end if;
end process;
--5) regOUT is tranferred to POUT if EN='1', otherwise POUT='Z':
POUT <= regOUT when (EN = '1') else "ZZZZZZZZZ";
end Behavioral;
```

This is a solution that was provided by the teacher. It uses 2 processes instead of 1.

In my opinion it was unnecessary, but it can be useful to show how to use multiple processes.

```
-- This solution splits the problem into 2 processes (pro1, pro2)
-- The first defines the functioning states.
-- The second determines the output and/or the state of the internal signals
library IEEE;
use IEEE.STD LOGIC_1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity converter1to2x8 is
     port (ck, sdin, en: in STD LOGIC;
           OutByte: out STD LOGIC VECTOR (7 downto 0) );
end converter1to2x8;
architecture Behavioral of converter1to2x8 is
     -- 4 possible states
     type stato is (S1, S2, S3, S4);
     signal CS: stato;
     -- instantiation of 2 8-bits registers to memorize input data
     signal reg8MSByte, reg8LSByte: STD LOGIC VECTOR(7 downto 0);
     signal conta: INTEGER range 0 to 31;
begin
-- 2 distinct processes:
-- The first determines how to pass from a state to the others
-- The second decides what to do in each state
pro1: process(ck,en)
begin
     if (ck'event and ck='1') then
           if en ='1' then
                 conta <= conta+1;</pre>
                 if conta <= 7 then
                      CS <= S1;
                 elsif conta > 7 and conta < 15 then
                       CS <=S2;
                 elsif conta = 16 then
                       CS <=S3;
                 elsif conta > 16 then
                       CS <=S4;
                       conta <= 0;
                 end if;
           end if;
     end if;
end process;
pro2: process (CS,conta)
begin
case CS is
     when S1 =>
           -- let the LSBs flow into reg8LSByte
           reg8LSbyte <= sdin & reg8LSbyte (7 downto 1);
           -- output is in high impedance in the meantime
           OutByte <= "ZZZZZZZZZ";
```