

14 October 2008

Create a clock-synchronous VHDL entity which generates a signal **OUT_VF** with constant duty cycle (equal to 50%) and variable frequency according to the figure below.



Starting from a reset, this output remains unchanged indefinitely.

The **ENABLE** signal deactivate the output by setting it to high impedance while the entity's internal function is not affected.



1

6

78

9

10 11

12 13

14

15

16

17

18

19 20

21

22

23 24

25 26

27 28

29

30

31

32

33

34

35

36

37

38

39

40

41

42 43

44

45

46 47

48

49 50

51

52 53

54

55

56 57 58

59 60

61

62 63 64

65

66

67

68 69

70

71 72

73

74

75 76

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity freqGen is
  port (CLK, RST, EN: std_logic;
         OUT_VF: out std_logic);
end freqGen;
architecture Behavioral of freeGen is
   --cnt, cnt1: for entity execution;
   --E B: to distinguish the passage to a value of frequency that repeats;
   --regOUT: for working also when the entity is disabled.
   signal cnt, cnt1: integer range 0 to 10:=0;
   signal E_B: std_logic:='0';
   signal regOUT: std_logic;
   begin
      process (CLK, RST, EN)
      begin
         if (RST = '1') then
            cnt <= 0;
            cnt1 <= 1;
            E_B = '0'
         elsif rising_edge (CLK) then
            --It may be implemented in a more simple way: a case construction in which the
            --output is computed as shown in the image (see the text) for each case...
            --but this is ridicolous.
            --This solution is more difficult to undestand, but it's funnier and shorter:
            --cnt1 tells the number of clock pulses in a semiperiod; cnt is needed to compute
            --a single period; for the first semiperiod (half count) regOUT is set to high level
            --in the second semiperiod regOUT is set to low level.
            if (cnt < cnt1) then</pre>
               regOUT <= '1';
               cnt <= cnt + 1;
            elsif ((cnt >= cnt1) and (cnt < 2*cnt1)) then</pre>
               reqOUT <= '0';
               cnt <= cnt + 1;
            end if:
            -- The following constructions are required to change the frequency:
            --NOTE: after the frequency assumes the smallest value, it rises again;
            --to undestant whether the frequency is increasing or decreasing, E B is used;
            --It is set to 1 when the frequency is increasing;
            --it is set to 0 when the frequency is decreasing:
            if ((cnt = 1) and (cnt1 = 1)) then
               cnt1 <= 2;
               cnt <= 0;
            end if;
            if ((cnt = 3) and (cnt1 = 2) and (E_B = '0')) then
               cnt1 <= 4;
               cnt <= 0;
               E B <= '1';
            if (cnt = 7 \text{ and } cnt1 = 4) then
               cnt1 <= 2;
               cnt <= 0;
            if (cnt = 3 and cnt1 = 2 and E_B = '1') then
               cnt1 <= 1;
               cnt <= 0;
               E_B <= '0';
            end if;
         end if;
      end process;
--Output is displayed only when the entity is enabled, otherwise is set to
--high impedance:
OUT_VF <= regOUT when (EN = '1') else 'Z';
end Behavioral;
```