

16 July 2008

Create a clock-synchronous VHDL entity which implements a variable PWM generator.


Starting from a reset, the entity must wait to receive 2 values at the 3-bits input **DATAIN**. These values are interpreted as duty cycles for the output **DUAL_PWM**.

The output is normally at high impedance but when the second **DATAIN** value is received, it generates a signal whose period is $1/10^{\text{th}}$ of the clock and the PWM value alternate between the 2 input values.

Example:

If the input values are 110 (6) and 010 (2), the output is 1 for 6 clock cycles and 0 for 4, then it is 1 again for 2 clock cycles and 0 for 8, and then it repeats.

Finally, when **ENABLE** is set to 0, the entity is deactivated and the output is at high impedance.



```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity PWM is
7      port (CLK, RST, EN: in std_logic;
8            DATAIN: in std_logic_vector (2 downto 0);
9            DUALPWM: out std_logic);
10 end PWM;
11
12 architecture Behavioral of PWM is
13     --reg1, reg2: to store the input;
14     --P1, P2, i, j: For computing the output;
15     --cnt: to scan all the operations while the entity is enabled.
16     signal reg1: std_logic_vector (2 downto 0):="000";
17     signal reg2: std_logic_vector (2 downto 0):="000";
18     signal P1, P2, i, j: integer range 0 to 10:=0;
19     signal cnt: integer range 0 to 25:=0;
20     begin
21
22         process (CLK, RST, EN)
23         begin
24             if (RST = '1') then
25                 --General reset:
26                 DUALPWM <= 'Z';
27                 reg1 <= "000";
28                 reg2 <= "000";
29                 P1 <= 0;
30                 P2 <= 0;
31                 cnt <= 0;
32                 i <= 0;
33                 j <= 0;
34
35             elsif rising_edge(CLK) then
36                 --Entity enabled:
37                 if (EN = '1') then
38                     case cnt is
39                         --In the first two cases, the input is stored:
40                         when 0 => reg1 <= DATAIN;    --(1)
41                             cnt <= cnt + 1;
42                             DUALPWM <= 'Z';
43
44                         when 1 => reg2 <= DATAIN;    --(2)
45                             cnt <= cnt + 1;
46                             DUALPWM <= 'Z';
47
48                         --then they are converted to integer:
49                         when 2 => P1 <= conv_integer(reg1);
50                             P2 <= conv_integer(reg2);
51                             DUALPWM <= 'Z';
52                             cnt <= cnt + 1;
53
54                         --For ten pulses the output is computed:
55                         --during the first pulses (in numbers of P1)
56                         --output is high and for the remaining ones is low;
57                         --at the end i is set to 0 so the computation can be
58                         --repeated.
59                         when 3 to 12 => if (i < P1) then
60                             DUALPWM <= '1';
61                             i <= i + 1;
62                             cnt <= cnt + 1;
63                         else
64                             DUALPWM <= '0';
65                             cnt <= cnt + 1;
66                         end if;
67
68                         if (cnt = 12) then
69                             i <= 0;
70                         end if;
71
72
73
74
75
76

```

```
77      --similar computation for the second input value;
78      --at the end j is set to zero and cnt is set to 3
79      --so the computation can start from the beginning until
80      --a reset occurs.
81      when 13 to 22 => if (j < P2) then
82          DUALPWM <= '1';
83          j <= j + 1;
84          cnt <= cnt + 1;
85      else
86          DUALPWM <= '0';
87          cnt <= cnt + 1;
88      end if;
89
90      if (cnt = 22) then
91          j <= 0;
92          cnt <= 3;
93      end if;
94
95      when others => null;
96  end case;
97
98  --Entity Disabled.
99  else
100      DUALPWM <= 'Z';
101  end if;
102 end if;
103 end process;
104
105 end Behavioral;
```