
16 June 2009

Create a clock-synchronous VHDL entity which, starting from a reset, analyses the values of 2 serial inputs **SEQ0** and **SEQ1**. The output **ZOUT** must be 0 when the number of bits equal to 0 coming through **SEQ0** is 3 units higher than that coming through **SEQ1**. If the condition is reversed, **ZOUT** must be equal to 1. In any other case and when the entity is not enabled, **ZOUT** must be in high impedance.



```
8
9
10
11
13
14
15
16
17
18
19
20
21
23
25
26
27
28
30
31
32
33
34
35
36
37
```

38

39 40

```
-- Possibile soluzione della prova del 16/06/2010- C. Giaconia
library IEEE;
use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity SOL20100616 is
port(clk,reset,enable : in std_logic;
   seq0,seq1 : in std_logic;
   zout : out std_logic);
end SOL20100616;
architecture Behavioral of SOL20100616 is
signal count0,count1 : integer;
-- contatori per il numero di zeri di seq0 e seq1
begin
process(clk,reset)
begin
  if reset = '1' then
                                     -- al reset azzero i contatori
        count0 <= 0; count1 <= 0;
  elsif (clk'event and clk = '1') then
         - qua conto gli 0 da seq0
       if seq0 = '0' then count0 <= count0 + 1; end if;
       -- qua conto gli 0 da seql
if seql = '0' then count1 <= count1 + 1; end if;
  end if;
end process;
zout <=
   -- zout pari a 0 se count0 supera di 3 count1
    '0' when (count0 > count1 + 3 and enable = '0') else
    -- zout pari a 1 se count1 supera di 3 count0
    '1' when (count1 > count0 + 3 and enable = '0') else
    -- zout pari a Z in tutti gli altri casi
    'Z';
end Behavioral;
```