20 June 2008

Create a VHDL entity to implement a chronometer with tenth of a second precision.

The format is mm:ss:d – The chronometer will be able to count from 0 to 59 minutes, 59 seconds and 9 tenths of a second.

An input (**ZERO**) reset the count. Another input (**start/stop**) is used to stop and restart the count.

An additional input (**TPARZ**) is used to memorize up to 4 partial times during counting; when the counting has been stop (by **start/stop**), **TPARZ** enables the transfer of the total time counted to a serial output (**OUT_T**) followed by the 4 partial times saved (if any is saved). A synchronism signal (**SYNC**) emits 1 pulse at the start of each time value transferred to **OUT_T**.

OUT_T values are 4-bits, BCD-coded, accounting to a total of 20 bits for each chronometer's value.

Finally, **OUT_T** must be at high impedance in any other case.



```
1   library IEEE;
2   use IEEE.STD_LOGIC_1164.ALL;
3   use IEEE.STD_LOGIC_ARITH.ALL;
4   use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6   entity Chrono is
7      port (CLK, START_STOP, ZERO, TPARZ: in std_logic;
8            SYNC, OUT_T: out std_logic);
9   end Chrono;
10
11  architecture Behavioral of Chrono is
12
13     --TIMES: to store the current time count and the partial time counts;
14     --time count is stored in the MSBs (20 bits);
15     --partial time counts are stored in the bits which come after.
16     signal TIMES: std_logic_vector (99 downto 0):= (others => '0');
17
18     --to count the number of sampled partial times
19     signal cntPT: integer range 0 to 5:=0;
20     signal state: std_logic:='0';
21     signal cnt: integer range 0 to 100:=0;
22
23     signal TENTHS: integer range 0 to 11:=0;          --Tenths of seconds.
24     signal M1, M2, S1, S2: integer range 0 to 11:=0;  --Minutes and seconds.
25
26     begin
27
28        process (CLK, START_STOP, ZERO, TPARZ)
29        begin
30           if (ZERO = '1') then
31              --General reset:
32              TIMES <= (others => '0');
33              cntPT <= 0;
34              cnt <= 0;
35              TENTHS <= 0;
36              M1 <= 0;
37              M2 <= 0;
38              S1 <= 0;
39              S2 <= 0;
40
41           elsif (rising_edge (CLK)) then
42              if ((START_STOP = '0') and (state = '0')) then
43                 OUT_T <= 'Z';
44                 SYNC <= 'Z';
45
46              elsif (START_STOP = '1') then
47                 state <= '1';  --At least one time is counted.
48                 OUT_T <= 'Z';  --While the entity is counting, the output must be set to
49                 SYNC <= 'Z';   --high impedance.
50
51                 ----------------------------------------------------------------------
52                 --Count (IT WORKS BUT I DON'T LIKE IT!):
53                 if (M2 < 6) then
54                    if (M1 < 10) then
55                       if (S2 < 6) then
56                          if (S1 < 10) then
57                             if (TENTHS < 9) then TENTHS <= TENTHS + 1; end if;
58                             if (TENTHS = 9) then
59                                if (M2 /= 5) then TENTHS <= 0; end if;
60                                if (S1 < 9) then S1 <= S1 + 1; end if;
61                             end if;
62                          end if;
63                          if (S1 = 9 and TENTHS = 9) then
64                             if (M2 /= 5) then S1 <= 0; end if;
65                             if (S2 < 5) then S2 <= S2 + 1; end if;
66                          end if;
67                       end if;
68                       if (S2 = 5 and S1 = 9) then
69                          if (M2 /= 5) then S2 <= 0; end if;
70                          if (M1 < 9) then M1 <= M1 + 1; end if;
71                       end if;
72                    elsif (M1 = 9 and S2 = 5) then
73                       if (M2 /= 5) then M1 <= 0; end if;
74                       if (M2 < 5) then M2 <= M2 + 1; end if;
75                    end if;
76                 end if;
```

```
77
78                --------------------------------------------------------------------------
79                --Partial times sampling:
80                if (TPARZ = '1') then
81                   case cntPT is
82                      --Partial time #1.
83                      when 0 => TIMES(79 downto 60) <= conv_std_logic_vector(M2, 4) &
84                                                       conv_std_logic_vector(M1, 4) &
85                                                       conv_std_logic_vector(S2, 4) &
86                                                       conv_std_logic_vector(S1, 4)  &
87                                                       conv_std_logic_vector(TENTHS, 4);
88                                                       cntPT <= cntPT + 1;
89
90                      --Partial time #2.
91                      when 1 => TIMES(59 downto 40) <= conv_std_logic_vector(M2, 4) &
92                                                       conv_std_logic_vector(M1, 4) &
93                                                       conv_std_logic_vector(S2, 4) &
94                                                       conv_std_logic_vector(S1, 4)  &
95                                                       conv_std_logic_vector(TENTHS, 4);
96                                                       cntPT <= cntPT + 1;
97
98                      --Partial time #3.
99                      when 2 => TIMES(39 downto 20) <= conv_std_logic_vector(M2, 4) &
100                                                      conv_std_logic_vector(M1, 4) &
101                                                      conv_std_logic_vector(S2, 4) &
102                                                      conv_std_logic_vector(S1, 4)  &
103                                                      conv_std_logic_vector(TENTHS, 4);
104                                                      cntPT <= cntPT + 1;
105
106                     --Partial time #4.
107                     when 3 => TIMES(19 downto 0) <=  conv_std_logic_vector(M2, 4) &
108                                                      conv_std_logic_vector(M1, 4) &
109                                                      conv_std_logic_vector(S2, 4) &
110                                                      conv_std_logic_vector(S1, 4)  &
111                                                      conv_std_logic_vector(TENTHS, 4);
112                                                      cntPT <= cntPT + 1;
113                     when others => null;
114                  end case;
115               end if;
116               --------------------------------------------------------------------------
117
118               elsif ((START_STOP = '0') and (state = '1')) then
119               --Output bitstream generation:
120               if (cnt = 0) then
121                  TIMES(99 downto 96) <= conv_std_logic_vector(M2, 4);
122                  TIMES(95 downto 92) <= conv_std_logic_vector(M1, 4);
123                  TIMES(91 downto 88) <= conv_std_logic_vector(S2, 4);
124                  TIMES(87 downto 84) <= conv_std_logic_vector(S1, 4);
125                  TIMES(83 downto 80) <= conv_std_logic_vector(TENTHS, 4);
126                  cnt <= cnt + 1;
127               elsif ((cnt > 0) and (cnt <= 20+20*cntPT)) then
128                  OUT_T <= TIMES (99);
129                  TIMES <= TIMES (98 downto 0) & 'Z';
130                  cnt <= cnt + 1;
131                  case cnt is
132                     when 1 => SYNC <= '1';
133                     when 81 => SYNC <= '1';
134                     when 61 => SYNC <= '1';
135                     when 41 => SYNC <= '1';
136                     when 21 => SYNC <= '1';
137                     when others  => SYNC <= '0';
138                  end case;
139               elsif (cnt > 20+20*cntPT) then
140                  OUT_T <= 'Z';
141                  SYNC <= 'Z';
142               end if;
143
144            end if;
145
146         end if;
147      end process;
148
149   end Behavioral;
```