
19 September 2008

Create a clock-synchronous VHDL entity which splits input serial data (**DIN**) into 3 serial output streams.

Starting from a reset, a selection 2-bits signal (SEL) is sampled. This signal determines which output starts to stream while the other outputs stay at high impedance.

The input signal **ROTATE** determines a change in the active output following an order decided by the student.

The **ENABLE** signal deactivates the outputs and keep them at high impedance while the entity internal function is not affected.



1

6 7

8

9 10

11 12

13 14

15

16 17

18 19

20

21

22 23

24

25 26

27

28 29

30

31

32 33

34 35 36

37

38

39

40

41

42 43

44 45

46 47

48

49

50

51

52 53

54 55

56

57

58 59

60 61 62

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity selection is
   port (CLK, RST, EN, DIN, ROT: in std_logic;
         SEL: in std_logic_vector (1 downto 0);
         OUT1, OUT2, OUT3: out std_logic);
end selection;
architecture Behavioral of selection is
   signal REG: std_logic_vector (1 downto 0):="00";
   signal reg1, reg2, reg3: std_logic:='Z';
   begin
      process (CLK, RST)
      begin
          if (RST = '1') then
             REG <= SEL;
             OUT1 <= 'Z';
             OUT2 <= 'Z';
             OUT3 <= 'Z';
          elsif rising_edge (CLK) then
             if (REG = "00") then
                REG <= SEL;
                OUT1 <= 'Z';
                OUT2 <= 'Z';
                OUT3 <= 'Z';
             elsif (REG = "01") then
                reg1 <= DIN;
                reg2 <= 'Z';
reg3 <= 'Z';
                   if (ROT = '1') then
                      REG <= "10";
                   end if;
             elsif (REG = "10") then
                reg1 <= 'Z';
                reg2 <= DIN;
                reg3 <= 'Z';
                if (ROT = '1') then
                   REG <= "11";
                end if;
             elsif (REG = "11") then
                reg1 <= 'Z';
                reg2 <= 'Z';
                reg3 <= DIN;
                if (ROT = '1') then
                  REG <= "01";
                end if;
             end if;
         end if;
      end process;
OUT1 <= reg1 when (EN = '1') else 'Z';
OUT2 <= reg2 when (EN = '1') else 'Z';
OUT3 <= reg3 when (EN = '1') else 'Z';
end Behavioral;
```