



14 October 2008

Create a clock-synchronous VHDL entity which generates a signal **OUT_VF** with constant duty cycle (equal to 50%) and variable frequency according to the figure below.



Starting from a reset, this output remains unchanged indefinitely.

The **ENABLE** signal deactivate the output by setting it to high impedance while the entity's internal function is not affected.



```
1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity freqGen is
7      port (CLK, RST, EN: std_logic;
8            OUT_VF: out std_logic);
9  end freqGen;
10
11  architecture Behavioral of freqGen is
12
13      --cnt, cnt1: for entity execution;
14      --E_B: to distinguish the passage to a value of frequency that repeats;
15      --regOUT: for working also when the entity is disabled.
16      signal cnt, cnt1: integer range 0 to 10:=0;
17      signal E_B: std_logic:='0';
18      signal regOUT: std_logic;
19
20  begin
21      process (CLK, RST, EN)
22      begin
23          if (RST = '1') then
24              cnt <= 0;
25              cnt1 <= 1;
26              E_B = '0'
27          elsif rising_edge (CLK) then
28              --It may be implemented in a more simple way: a case construction in which the
29              --output is computed as shown in the image (see the text) for each case...
30              --but this is ridiculous.
31              --This solution is more difficult to understand, but it's funnier and shorter:
32              --cnt1 tells the number of clock pulses in a semiperiod; cnt is needed to compute
33              --a single period; for the first semiperiod (half count) regOUT is set to high level
34              --in the second semiperiod regOUT is set to low level.
35              if (cnt < cnt1) then
36                  regOUT <= '1';
37                  cnt <= cnt + 1;
38              elsif ((cnt >= cnt1) and (cnt < 2*cnt1)) then
39                  regOUT <= '0';
40                  cnt <= cnt + 1;
41              end if;
42
43              --The following constructions are required to change the frequency:
44              --NOTE: after the frequency assumes the smallest value, it rises again;
45              --to understand whether the frequency is increasing or decreasing, E_B is used;
46              --It is set to 1 when the frequency is increasing;
47              --it is set to 0 when the frequency is decreasing:
48              if ((cnt = 1) and (cnt1 = 1)) then
49                  cnt1 <= 2;
50                  cnt <= 0;
51              end if;
52
53              if ((cnt = 3) and (cnt1 = 2) and (E_B = '0')) then
54                  cnt1 <= 4;
55                  cnt <= 0;
56                  E_B <= '1';
57              end if;
58
59              if (cnt = 7 and cnt1 = 4) then
60                  cnt1 <= 2;
61                  cnt <= 0;
62              end if;
63
64              if (cnt = 3 and cnt1 = 2 and E_B = '1') then
65                  cnt1 <= 1;
66                  cnt <= 0;
67                  E_B <= '0';
68              end if;
69          end if;
70      end process;
71
72      --Output is displayed only when the entity is enabled, otherwise is set to
73      --high impedance:
74      OUT_VF <= regOUT when (EN = '1') else 'Z';
75
76  end Behavioral;
```