10 November 2008

Create a clock-synchronous VHDL entity which generates a new clock signal **CLK_OUT** with configurable frequency and duty cycle.

Starting from a reset, a serial input **DIN** is read to acquire a 5-bit BCD-coded word which determines the characteristics of **CLK OUT** according to the following table:

Valore di DIN	12	18	20	23	28	31
Frequenza di CLK_OUT	CLK/4	CLK/2	CLK/4	CLK/8	CLK/4	CLK/8
Duty-cycle di CLK OUT	25%	50%	50%	50%	75%	75%

When the value read from **DIN** doesn't match any of the values in the table, **CLK_OUT** is equal to 1.

The **ENABLE** signal deactivate the output by setting it to high impedance while the entity's internal function is not affected.



1

6

7 8

9

10

11 12 13

14

15 16

17

18 19

20

21 22

23 24

25

26

27

28

30 31

32

33

34

35 36 37

38

39 40

41

42 43

44

45 46

47

48 49

50

51

52

53 54

55

56 57

58

59 60

61

62

63 64

65

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity CLKGEN is
  port (CLK, RST, EN, DIN: in std_logic;
         CLK_OUT: out std_logic);
end CLKGEN;
architecture Behavioral of CLKGEN is
--cnt: to scan the input;
--cnt1: to display the output;
--regOUT: to store what must be sent to output;
--regIN: To store the input.
signal cnt: integer range 0 to 10:=0;
signal cnt1: integer range 0 to 20:=0;
signal regOUT: std_logic:='Z';
signal regIN: std_logic_vector (4 downto 0):="00000";
begin
   process (CLK, RST, EN)
   begin
      if (RST = '1') then
         cnt <= 0;
         cnt1 <= 0;
         regIN <= "00000";
         regOUT <= 'Z';
      elsif rising_edge (CLK) then
         if (cnt < 5) then
            regIN <= regIN (3 downto 0) & DIN;
            cnt <= cnt + 1;
            regOUT <= 'Z';
         elsif (cnt = 5) then
            case regIN is
                --12: Period = 8 clock pulses;
                --output is high for 2 clock pulses:
               when "01100" => if (cnt1 < 2) then
                                  regOUT <= '1';
                                  cnt1 <= cnt1 + 1;
                                elsif ((cnt1 \geq 2) and (cnt1 < 7)) then
                                  regOut <= '0';
                                  cnt1 <= cnt1 + 1;
                                elsif (cnt1 = 7) then
                                  regOUT <= '0';
                                  cnt1 <= 0:
                                  -- In this way, the "loop" can be repeated.
                                end if;
               --18: Period = 4 clock pulses;
                --output is high for 2 clock pulses:
               when "10010" => if (cnt1 < 2) then
                                  regOUT <= '1';
                                  cnt1 <= cnt1 + 1;
                                elsif ((cnt1 \geq 2) and (cnt1 < 3)) then
                                  regOut <= '0';
                                  cnt1 <= cnt1 + 1;
                                elsif (cnt1 = 3) then
                                  regOUT <= '0';
                                  cnt1 <= 0;
                                  -- In this way, the "loop" can be repeated.
                                end if;
```

77

78

79

80

81

82

83 84

85 86

87

88

89

90

91

92 93

94 95

96 97 98

99

100

101

102

103

104 105

106

107

108 109

110

111 112

113

114 115

116

117

118

119 120

121

122

123

124

125 126

127

128 129

130

131 132

133

134 135

136

137

138 139

140 141

142

```
--20: Period = 8 clock pulses;
                --output is high for 4 clock pulses:
               when "10100" \Rightarrow if (cnt1 < 4) then
                                   regOUT <= '1';
                                   cnt1 <= cnt1 + 1;
                                elsif ((cnt1 \geq 3) and (cnt1 < 7)) then
                                   regOut <= '0';
                                   cnt1 <= cnt1 + 1;
                                elsif (cnt1 = 7) then
                                   regOUT <= '0';
                                   cnt1 <= 0;
                                   -- In this way, the "loop" can be repeated.
                                end if:
               --23 Period = 16 clock pulses;
                --output is high for 8 clock pulses:
               when "10111" => if (cnt1 < 8) then
                                  regOUT <= '1';
                                  cnt1 <= cnt1 + 1;
                                elsif ((cnt1 >= 7) and (cnt1 < 15)) then
  regOut <= '0';</pre>
                                   cnt1 <= cnt1 + 1;
                                elsif (cnt1 = 15) then
                                   regOUT <= '0';
                                   cnt1 <= 0;
                                   --In this way, the "loop" can be repeated.
                                end if;
               --28: Period = 8 clock pulses;
                --output is high for 6 clock pulses:
               when "11100" => if (cnt1 < 6) then
                                  regOUT <= '1';
                                   cnt1 <= cnt1 + 1;
                                elsif ((cnt1 >= 5) and (cnt1 < 7)) then
                                   regOut <= '0';
                                   cnt1 <= cnt1 + 1;
                                elsif (cnt1 = 7) then
                                   regOUT <= '0';
                                   cnt1 <= 0;
                                   -- In this way, the "loop" can be repeated.
                                end if;
                --31: Period = 16 clock pulses;
                --output is high for 12 clock pulses;
               when "11111" => if (cnt1 < 12) then
                                  regOUT <= '1';
                                   cnt1 <= cnt1 + 1;</pre>
                                elsif ((cnt1 >= 11) and (cnt1 < 15)) then
                                   regOut <= '0';
                                   cnt1 <= cnt1 + 1;</pre>
                                elsif (cnt1 = 15) then
                                   regOUT <= '0';
                                   cnt1 <= 0;
                                   -- In this way, the "loop" can be repeated.
               when others => regOUT <= 'Z';
            end case;
         end if;
      end if;
   end process;
CLK_OUT <= regOUT when (EN = '1') else 'Z';
end Behavioral;
```