


16 July 2013

Create a clock-synchronous VHDL entity which implements a sequence controller for the Tic-Tac-Toe game.


Starting from a **LOAD** pulse, the entity must read from the serial input **DATAIN** and generate a 4-bit BCD-coded parallel output **TRIS_0** containing the number of adjacent groups of 3 zeros (“tris”) contained in the last 9 bits from **DATAIN**. This output must be maintained until a **STOP** pulse is given. If there no “tris” in the input sequence, the output must be set to high impedance.

Assume that data fills the 3x3 table from the top-left position:



1	0	1
1	0	1
1	0	0

In this example there is only 1 “tris” in the central column so the output must be “0001”.



```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6
7  entity TicTacToe is
8      port(CLK, LOAD, STOP, DATAIN: in std_logic;
9           tris_0: out std_logic_vector (3 downto 0) );
10 end TicTacToe;
11
12
13 architecture Behavioral of TicTacToe is
14     --reg: for uploding tic tac toe table;
15     --zero_V1, zero_V2, zero_V3: for VERTICAL tris combinations;
16     --zero_Or1, zero_Or2, zero_Or3: for HORIZONTAL ones;
17     --zero_Ob1, zero_Ob2: for OBLIQUE ones;
18     --cnt_1: to count during the DATAIN uploading;
19     --check: for splitting the possible tris combinations storage
20     --and the count of tris combinations.
21     signal reg: std_logic_vector (8 downto 0);
22     signal zero_V1, zero_V2, zero_V3: std_logic_vector (2 downto 0);
23     signal zero_Or1, zero_Or2, zero_Or3: std_logic_vector (2 downto 0);
24     signal zero_Ob1, zero_Ob2: std_logic_vector (2 downto 0);
25     signal cnt_1: integer range 0 to 20:=0;
26     signal check: std_logic:='0';
27     begin
28
29         process (CLK, STOP)
30             --to count tris combinations.
31             --NOTE: it's a variable because an immediate count is required.
32             variable cnt_2: integer range 0 to 10:=0;
33
34             begin
35                 --If a STOP pulse occurs, a general reset is executed:
36                 if (STOP = '1') then
37                     reg <= (others => '0');
38                     tris_0 <= (others => '0');
39                     cnt_1 <= 0;
40                     cnt_2 := 0;
41                     check <= '0';
42
43                 elsif (rising_edge(CLK)) then
44                     if (LOAD = '1') then
45                         if (cnt_1 < 9) then --Just 9 values must be uploaded.
46                             reg <= reg(7 downto 0) & DATAIN;
47                             cnt_1 <= cnt_1 + 1;
48                         end if;
49
50                         if(cnt_1 >= 9) then
51                             --if DATAIN uploading is complete, all the possible tris combination
52                             --are stored.
53                             --Since the signal assignation is done on the next clock pulse
54                             --"check" is used so that tris combinations are counted once all
55                             --the "zeroes" vectors have been assigned:
56                             --at the beginning, check is equal to '0'; after the storage of
57                             --zeroes vectors, check is assigned to '1', but it will be equal
58                             --to '1' on the next clock pulse, so just the first case is executed;
59                             -- on the next clock pulse, just the second case is executed;
60                             --if check is equal to another value, nothing is executed.
61                             case check is
62                                 when '0' => --Horizontal combinations:
63                                     zero_Or1 <= reg (8 downto 6);
64                                     zero_Or2 <= reg (5 downto 3);
65                                     zero_Or3 <= reg (2 downto 0);
66
67                                     --vertical combinations
68                                     zero_V1 <= reg(8) & reg(5) & reg (2);
69                                     zero_V2 <= reg(7) & reg(4) & reg (1);
70                                     zero_V3 <= reg(6) & reg(3) & reg (0);
71
72                                     --oblique combinations
73                                     zero_Ob1 <= reg(8) & reg(4) & reg (0);
74                                     zero_Ob2 <= reg(6) & reg(4) & reg (2);
75                                     check <= '1';
76

```

```
77      --After all of the possible tris combination are stored,
78      --occurring tris combinations are counted by an increment
79      --of cnt_2 for each occurrence.
80      when '1' => if(zero_V1 = "000") then cnt_2 := cnt_2 + 1; end if;
81                  if(zero_V2 = "000") then cnt_2 := cnt_2 + 1; end if;
82                  if(zero_V3 = "000") then cnt_2 := cnt_2 + 1; end if;
83                  if(zero_Or1 = "000") then cnt_2 := cnt_2 + 1; end if;
84                  if(zero_Or2 = "000") then cnt_2 := cnt_2 + 1; end if;
85                  if(zero_Or3 = "000") then cnt_2 := cnt_2 + 1; end if;
86                  if(zero_Ob1 = "000") then cnt_2 := cnt_2 + 1; end if;
87                  if(zero_Ob2 = "000") then cnt_2 := cnt_2 + 1; end if;
88
89      --Outuput is computed!
90      if ( cnt_2 /= 0) then
91          tris_0 <= conv_std_logic_vector (cnt_2, 4);
92      else
93          tris_0 <= "ZZZZ";
94      end if;
95
96      cnt_2 := 0;
97      --the last instruction is necessary, because this case
98      --will be executed until a STOP pulse occurs.
99      --So, everytime this case is executed, cnt_2 starts
100      --from 0 and the same value is used to compute tris_0.
101      when others => null;
102  end case;
103 end if;
104
105  else --if (LOAD /= '1')
106      tris_0 <= "ZZZZ";
107  end if;
108 end if;
109
110 end process;
111
112 end Behavioral;
```

```
1  -- Possibile Soluzione della Prova del 16 Luglio 2013      -   Giaconia      --
2  -- La codifica si basa sulla presenza di un contatore ed un registro a 9 bit che --
3  -- ospita i dati in ingresso. L'entità carica i dati per 9 clk quando il load è attivo--
4  -- In modo concorrente vengono assegnati 8 registri a 3 bit che identificano le --
5  -- sequenze tris, mentre una variabile aggiorna il loro conteggio. L'impulso di stop --
6  -- infine azzerà contatore ed uscita.
7
8  library IEEE; use IEEE.STD_LOGIC_1164.ALL;
9  use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;
10
11  entity TTT is
12  port ( clk,load,stop,datain: in std_logic;
13        tris_0: out std_logic_vector (3 downto 0));
14  end TTT;
15
16  architecture Behavioral of TTT is
17  -- contatore e registro di appoggio per i dati d'ingresso
18  signal cnt: integer :=0; signal rttt: std_logic_vector(8 downto 0);
19  -- registri a tre bit per le sequenze tris a zero
20  signal r876,r543,r210,r852,r741,r630,r840,r642: std_logic_vector(2 downto 0);
21  begin
22  process (clk)
23  variable c_tris: integer:=0; -- questa è la variabile di conteggio che deve
24  begin -- contare le sequenze tris più velocemente
25  if stop = '1' then -- rispetto all'evoluzione del processo
26  cnt <=0; tris_0 <="ZZZZ"; -- l'impulso di stop riavviera la macchina
27  elsif clk'event and clk='1' then
28  if load = '1' then -- il load abilita il caricamento dati
29  rttt <= datain & rttt(8 downto 1); -- eccolo!
30
31  if cnt <= 9 then -- Per i primi 9 impulsi devo solo riempire il registro
32  cnt <= cnt +1;
33  tris_0 <="ZZZZ";
34  else -- dopo posso contare le sequenze tris sfruttando i
35  if r876 = "000" then c_tris := c_tris +1; end if; -- registri sequenza rxxx
36  if r543 = "000" then c_tris := c_tris +1; end if; -- che aggiornano in modo
37  if r210 = "000" then c_tris := c_tris +1; end if; -- concorrente (vedi alla fine)
38  if r852 = "000" then c_tris := c_tris +1; end if; -- del process)
39  if r741 = "000" then c_tris := c_tris +1; end if;
40  if r630 = "000" then c_tris := c_tris +1; end if;
41  if r840 = "000" then c_tris := c_tris +1; end if;
42  if r642 = "000" then c_tris := c_tris +1; end if;
43  tris_0 <= CONV_STD_LOGIC_VECTOR(c_tris,4); -- sfrutto la funzione di conversione
44  c_tris :=0; -- per assegnare l'uscita tris_0
45  end if;
46  end if;
47  end process;
48  -- ecco l'assegnazione concorrente dei registri sequenza
49  r876 <= rttt(8 downto 6); -- sequenza orizzontale
50  r543 <= rttt(5 downto 3); -- sequenza orizzontale
51  r210 <= rttt(2 downto 0); -- sequenza orizzontale
52  r852 <= rttt(8) & rttt(5) & rttt(2); -- sequenza verticale
53  r741 <= rttt(7) & rttt(4) & rttt(1); -- sequenza verticale
54  r630 <= rttt(6) & rttt(3) & rttt(0); -- sequenza verticale
55  r840 <= rttt(8) & rttt(4) & rttt(0); -- sequenza diagonale
56  r642 <= rttt(6) & rttt(4) & rttt(2); -- sequenza diagonale
57  end Behavioral;
58
59
```