
9 September 2013

Create a clock-synchronous VHDL entity which implements the driving signals of a step-by-step motor.

The entity receives pairs of bits as input **DIN** indicating the direction of the motor axis according to the following figure:



Translation notes: anti-orario = Counter clockwise orario = clockwise

If the input receives a sequence of bits describing a complete rotation of the motor clockwise, the entity must emit an impulse P_OR for half a clock cycle. Similarly, a complete rotation counter clockwise must cause an output impulse P_AN. If the motor rotates 10 times clockwise (counter clockwise) the output signal P_OR10 (P_AN10) must be activated and kept active until the motor rotates in the opposite direction.

The enable signal **EN** determines the absence of control. In this case both **P_OR** and **P_AN** must be active at the same time.



1

6 7

8

9 10

11

12 13

14

15 16

17 18

19

20

21

2.2

23 24

25 26

27

28

34

35

37 38

39

40

41

42

44 45

46

47

48

49 50 51

52

53

54

55

56 57

58

59

60 61

62

63 64

65

66 67

68 69

70

71

72

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity StepToStep is
   port (CLK, EN: in std_logic;
         DIN: in std_logic_vector (1 downto 0);
         POR, PANT, POR10, PANT10: out std_logic);
end StepToStep;
-- In this version it is supposed that the entity starts
--from "00" so at the beginning, the value of DIN must be equal to
--"00"; after this value occurs, the entity starts counting the revolutions.
architecture Behavioral of StepToStep is
--cntOR, cntANT: for counting revolutions;
--REG: to store the occurences of DIN and control the right occurrence succession;
--regOR, regANT, regOR10, regANT10: for computing the output.
signal cntOR, cntANT: integer range 0 to 10:=0;
signal REG: std_logic_vector (7 downto 0):=(others => '0');
signal regOR, regANT, regOR10, regANT10: std_logic:='0';
signal cnt: integer range 0 to 10:=0;
--According to the request, 10 revolutions should be counted, but the testbench
--will be too long and confused. It is enough to set the value of FS (Full Scale) to 10
--to fulfill the required purpose.
constant FS: integer:=3;
   process (CLK, EN)
   begin
      --Entity disabled:
      if (EN = '0') then
        regOR <= '1';
         regANT <= '1';
      --Entity enabled:
      elsif rising_edge (CLK) then
          --does nothing until "00" occurs...
         if ((DIN /= "00") and (cnt = 0)) then
           regOR <= '0';
           regANT <= '0';
          --when "00" occurs, it goes on...
         elsif ((DIN = "00") and (cnt = 0)) then
            regOR <= '0';
            regANT <= '0';
            cnt <= cnt + 1;
         --four instances of DIN are stored into REG...
         elsif (cnt > 0) then
            case cnt is
               when 1 \Rightarrow REG (7 downto 6) <= DIN;
                          regOR <= '0';
                          regANT <= '0';
                          cnt <= cnt + 1;
               when 2 => REG (5 downto 4) <= DIN;
                          regOR <= '0';
                          regANT <= '0';
                          cnt <= cnt + 1;
               when 3 => REG (3 downto 2) <= DIN;
                          regOR <= '0';
                          regANT <= '0';
                          cnt <= cnt + 1;
               when 4 => REG (1 downto 0) <= DIN;
                         regOR <= '0';
                         regANT <= '0';
                          cnt <= cnt + 1;
               when others => null;
            end case;
             --NOTE: output has been kept at low level so far...
```

77

78

79

80

81 82

83

84

85 86

87

88

93

94 95

96

97 98

103

104

105 106

107 108

109

110

111

112113

114

115

116

117

118 119

120 121 122

123

124

125

126

127 128

129

130

131

132 133

134

135 136

137 138

139

140

141 142

143

144 145

146

147 148

149 150

```
-- The storage of the instances of DIN is complete; the sequence of them can be
         --contolled now:
         if (cnt = 5) then
             --If a clockwise revolution occurs* it is counted unless 10 clockwise revolutions
            --have already been counted, in this case it is not counted since the full scale
            --is reached.
            if ((REG = "10110100") and (cntOR < FS)) then</pre>
               if (cntOR = (FS -1)) then
                  regOR10 <= '1';
               end if;
               cntOR <= cntOR + 1;</pre>
               cnt <= 2;
            elsif ((REG = "10110100") and (cntOR = FS)) then
            --Analogous operations are executed when an anticlockwise** revolution occurs.
            elsif ((REG = "01111000") and (cntANT < FS)) then
               if (cntANT = (FS - 1)) then
                  regANT10 <= '1';
               end if;
               cntANT <= cntANT + 1;</pre>
               cnt <= 2;
            elsif ((REG = "01111000") and (cntANT = FS)) then
            --If the values of DIN don't follow a succession which corresponds
            \mbox{--to} a revolution, nothing is done, plus, if the last instance
            --of DIN has not been "00", the entity restarts from the beginning (line 42);
            --otherwise, if the last instance od DIN has been "00", the entity can restart
            --from line 58, since it is as if the first required instance of DIN has occurred
            --NOTE: all the previous cases exclude each other, and this is correct!***
            --NOTE: in any case before line 111, the entity restarts from line 58, since it is
            --as if the required instance of DIN has occurred for the next revolution.
            elsif (REG (1 downto 0) /= "00") then
               if (DIN = "00") then
                  cnt <= 1;
               else
                  cnt \leq 0:
               end if;
            elsif (REG (1 downto 0) = "00") then
               cnt <= 2;
            end if;
            --If 10 clockwise (anticlockwise) revolutions have been counted and an
            --anticlockwise (clockwise) revolution occurs, cntOR (cntANT) is set to 0
            --so that the number of revolutions can be counted again from 0
            --and regOR (regANT) is set to '0' so that the output can go back to low
            --level, as it is required.
            --***NOTE: this section is not an elsif of the previous if contruct because it is
            --not an alternative set of operations among the previous ones, it must be
            --executed in any case!
            if ((REG = "10110100") and (cntANT = FS)) then
               cntANT <= 0;
               regANT10 <= '0';
            elsif ((REG = "01111000") and (cntOR = FS)) then
               cntOR <= 0;</pre>
               regOR10 <= '0';
            end if:
            --In any case, when the succession of the occurences of DIN is controlled, the
            --occurrence of DIN for the next revolution must be stored, because the entity
            --restarts from line 58 where the second occurrence of DIN (the first one is
            --the final "00" of the previous revolution which has been completed) should
            --has been already stored.
            REG (7 downto 6) <= DIN;
         end if;
      end if;
   end if;
end process;
```

```
--When a clockwise revolution* is complete, the clock signal is sent to output so that it can
--go to high level for half a clock period; otherwise, the output is set to regOR that is set
--to '0' until the entity is disabled (when the entity is enabled regOR and regANT both are set
--to '1'). Analogous operation for an anticlockwise revolution**.

POR <= CLK when ((REG = "10110100") and (cnt = 5)) else regOR;

PANT <= CLK when ((REG = "01111000") and (cnt = 5)) else regANT;

--POR10 and PORANT are simply set to regOR10 and regANT10 respectively.

POR10 <= regOR10;

PANT10 <= regANT10;

end Behavioral;
```