19 September 2013

Starting from an activation signal **EN**, the entity must produce a serial output **DOUT** a sample of the 4-bits parallel input **DIN** (b3b2b1b0) determined by a parallel 2-bits input signal **SEL**. **SEL** determines the index of the last bit to transfer to the output.

Example:

SEL = $10 = 2 \rightarrow Output sequence = b0b1b2$

When the output sequence is concluded, a new one is computed depending on the values of **DIN** and **SEL** at that moment.

DOUT must be in high impedance state when the entity is disabled and for a clock period between the end of an output sequence and the next one.

The serial output **PULSE** must normally be equal to 0; it switches to 1 to signal the end of a **DOUT** sequence during the last clock period of the sequence sequence (in the previous example, when b2 is transferred to **DOUT**).

Note that while **DOUT** is transferring a sequence **DIN** and **SEL** can assume other values but the entity must ignore them until the end to the output sequence.



1

2

4

6

7

8 9

10

11 12 13

14 15

16 17

18 19

20 21

22

23 24

25 26

27

28

29

30

31

32

33

34

35

36

37

38 39

40 41

42 43 44

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity P_to_S is
  port (CLK, EN: in std_logic;
         DIN: in std_logic_vector (3 downto 0);
         SEL: in std_logic_vector(1 downto 0);
         DOUT, PULSE: out std_logic);
end P_to_S;
architecture Behavioral of P_to_S is
   signal cnt, index: integer range 0 to 10:=0;
   signal regin: std_logic_vector(3 downto 0):="0000";
   signal regout: std_logic:='Z';
   begin
      process (CLK, EN)
      begin
         if rising_edge(CLK) then
            if (cnt = 0) then
               regin <= DIN;
               regout <= 'Z';
               index <= conv_integer(SEL);</pre>
               cnt <= cnt + 1;
            elsif ((cnt > 0) and (cnt < (index + 1))) then
               regout <= regin (cnt - 1);
               cnt <= cnt + 1;
            elsif ((cnt > 0) and (cnt = (index + 1))) then
               regout <= regin (cnt - 1);
               cnt <= 0;
            end if;
         end if;
      end process;
DOUT <= regout when (EN = '1') else 'Z';
PULSE <= '1' when (cnt = 0) else '0';
end Behavioral;
```