25 June 2013

Create a clock-synchronous VHDL entity which implements a vertical and horizontal parity generator.

Starting from a **LOAD** pulse, the entity must read four 4-bits words from the input **DATAIN** and a control signal **PARITY** which determines whether the parity is even or odd.

The entity must produce a serial output **DATAOUT** containing the input values and the computed parity values, properly collocated in time.

Example:

#	DATI IN INGRESSO				PL
1	0	0	1	1	1
2	1	1	1	1	1
3	0	0	0	1	0
4	0	1	0	1	1
PT	0	1	1	1	0

PL = Horizontal parity
PT = Vertical parity
DATI IN INGRESSO = Input Data

The entity must check the flow of input to avoid data accumulation inside the entity and emit output data in the shortest time possible.



1

6 7

8

9

10

15

16 17

18

19

20 21

22

23 24

25 26

27

28

29 30

31

32

33

34

35

36

37

38 39 40

41

42

43

44

45 46

47

48

49 50

51 52

53

54 55

56

57 58

59 60

61

62

63 64

65 66

67 68

69

70 71

72

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Parity_Gen is
   port(CLK, LOAD, parity: in std_logic;
        DATAIN: in std_logic_vector (3 downto 0);
        DATAOUT: out std_logic);
end Parity_Gen;
architecture Behavioral of Parity_Gen is
   --regOut must contain 4 words of 4 bits, 4 trasverse parity bits,
   --4 longitudinal parity bits and one trasverse and longitudinal bit.
   signal regOut: std_logic_vector (24 downto 0):=(others => 'Z');
   signal cnt: integer range 0 to 35:=0;
   --to store parity input
   signal p: std_logic;
  begin
   process (CLK, LOAD)
   begin
      if (LOAD = '0') then
         DATAOUT <= 'Z';
         cnt <= 0;
      elsif rising_edge(CLK) then
         if (cnt < 31) then</pre>
             --Parity bit is computed as follows: the exclusive or (XOR) of the 4 bits of
             --DATAIN tells if the number of ones is even (0) or odd (1);
            --the XOR of this result and parity input gives the correct longitudinal
            --parity input for each DATAIN.
            --At the beginning, parity input is stored so that the same value (the first one --after LOAD becomes '1') is used during the output processing.
            --NOTE: Parity bit cannot be processed right after the assignment because the
             --present value of every signal is used during the process execution and the
            --new values are assigned once the process is ended. So the parity bit, for each
             --case, must be processed in the next case:
            case cnt is
                when 0 => p <= parity;
                          regOut(24 downto 21) <= DATAIN;
                          DATAOUT <= 'Z';
                          cnt <= cnt + 1;
               when 1 => regOut(19 downto 16) <= DATAIN;
                          regOut(20) <= regOut(24) xor regOut(23) xor
                                         regOut(22) xor regOut(21) xor p;
                          DATAOUT <= 'Z':
                          cnt <= cnt + 1:
               when 2 => regOut(14 downto 11) <= DATAIN;
                          regOut (15) <= regOut(19) xor regOut(18) xor
                                          regOut(17) xor regOut(16) xor p;
                          DATAOUT <= 'Z';
                          cnt <= cnt + 1;
                when 3 => regOut(9 downto 6) <= DATAIN;</pre>
                          regOut (10) <= regOut(14) xor regOut(13) xor</pre>
                                          regOut(12) xor regOut(11) xor p;
                          DATAOUT <= 'Z';
                          cnt <= cnt + 1;
```

77 78

79

80

81 82 83

84 85 86

87 88 89

90

91 92

93

94 95

96 97 98

99

100

101 102

103 104

105

106 107

108

109

110 111

112

113 114

115 116

117 118

119 120

121 122

123

```
--Trasverse parity bits must be processed after the whole input data is stored
                --for sure; in this context also the last longitudinal parity bit is processed.
                when 4 => regOut(5) <= regOut(9) xor regOut(8) xor
                                        regOut(7) xor regOut(6) xor p;
                          regOut(4) <= regOut(24) xor regOut(19) xor
                                        regOut(14) xor regOut(9) xor p;
                          regOut(3) <= regOut(23) xor regOut(18) xor
    regOut(13) xor regOut(8) xor p;</pre>
                          regOut(2) <= regOut(22) xor regOut(17) xor</pre>
                                        regOut(12) xor regOut(7) xor p;
                          regOut(1) <= regOut(21) xor regOut(16) xor</pre>
                                        regOut(11) xor regOut(6) xor p;
                          cnt <= cnt + 1;</pre>
                          DATAOUT <= 'Z';
                --When every longitudinal parity bit is processed, the last trasverse parity bit
                --can be processed as well
               when 5 => regOut(0) <= regOut(4) xor regOut(3) xor regOut(2) xor regOut(1) xor p;
                          cnt <= cnt + 1;
                          DATAOUT <= 'Z';
                --Output processing: the MSB of regOut is sent to serial output and then all of
                --the values of regOut are shifted to the left and the LSB is replaced by 'Z':
               when 6 to 31 => DATAOUT <= regOut(24);</pre>
                                 regOut <= regOut(23 downto 0) & 'Z';
                                 cnt <= cnt + 1;
               when others => null;
            end case;
         --After the output processing is finished, the output bitstream is set to high impedance
         elsif (cnt >= 31) then
            DATAOUT <= 'Z';
         end if;
      end if;
   end process;
end Behavioral;
```

```
Possibile Soluzione della Prova del 25 Giugno 2013
                                                                      Giaconia
-- La codifica si basa sulla presenza di un contatore ed un registro a 25 bit che
-- ospita i dati in ingresso. L'entità nei primi 5 clock a partire dall'impulso Load
-- carica il registro con i dati e calcola tramite xor i bit di parità; poi fa uno
-- shift a sinistra del registro e mette in uscita il registro stesso. La macchina
                                                                                        __
-- riparte quando vi è un nuovo impulso di load azzerando il contatore e campionando
-- nuovamente il segnale di parità da usare
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity parity_check is
  port(clk, load, parity: in std_logic; din: in std_logic_vector(3 downto 0);
     dout: out std_logic);
end parity_check;
architecture Behavioral of parity_check is
signal regpar:std_logic:='0'; signal cnt: integer :=0; -- segnali per parità ed il conteggio
signal vett: std_logic_vector(24 downto 0):=(others =>'Z');
begin
process(clk)
begin
if load ='1' then
if cnt<=31 then cnt<=cnt+1; end if; -- il contatore cadenza 32 stati (da 0 a 31)
   case cnt is
      when 0 => vett(24 downto 21) <= din; -- carico il primo dato
when 1 => vett(19 downto 16) <= din; -- carico il secondo dato</pre>
                 -- calcolo la parità del primo con i dati al passo precedente
                vett(20) <= vett(24) xor vett(23)xor vett(22)xor vett(21)xor regpar;</pre>
      when 2 => vett(14 downto 11) <= din; -- carico il terzo dato
                vett(15) <= vett(19) xor vett(18)xor vett(17)xor vett(16)xor regpar;</pre>
      when 3 \Rightarrow vett(9 downto 6) \Leftarrow din; -- carico il quarto dato
                vett(10) <= vett(14) xor vett(13)xor vett(12)xor vett(11)xor regpar;</pre>
                -- calcolo la parità del quarto dato
      when 4 => vett(5) <= vett(9) xor vett(8)xor vett(7)xor vett(6)xor regpar;
                  - calcolo i 4 bit per la parità trasversale
                vett(4) <= vett(24) xor vett(19)xor vett(14)xor vett(9)xor regpar;</pre>
                vett(3) <= vett(23) xor vett(18)xor vett(13)xor vett(8)xor regpar;</pre>
                vett(2) <= vett(22) xor vett(17)xor vett(12)xor vett(7)xor regpar;</pre>
                vett(1) <= vett(21) xor vett(16)xor vett(11)xor vett(6)xor regpar;</pre>
                 -- calcolo la parità longitudinale del dato di par. trasversale
      when 5 => vett(0) <= vett(20) xor vett(15)xor vett(10)xor vett(5)xor regpar;
                        - faccio lo shift a sinistra dei dati ed emetto in uscita
      when 6 to 31 => vett <= vett(23 downto 0) & 'Z';
                      dout <=vett(24);
      when others => null;
    end case;
end if;
end process:
```

6

8

10

11 12

14 15

16 17

18

19 20

21

22

23

24

26 27 28

29 30

31

32 33

35

36

37 38

39

40

41

42

43

44

45

46 47

48

49

50

51

53

54

end Behavioral;