## 30 January 2015

Create a clock-synchronous VHDL entity which starting from a reset samples the first 4 bits of 2 serial inputs **DIN1** and **DIN2**.

The entity must produce 4 outputs **DOUT1**, **DOUT2**, **DOUT3**, **DOUT4**, correspondent, respectively to the first, second, third, and fourth bits of the inputs with the following behaviour:

- High impedance during the sampling of the inputs.
- 0 for 2 clock cycles if the correspondent bits at the inputs are equal.
- 1 for 2 clock cycles if the correspondent bits at the inputs are not equal.
- They assume high impedance state again for 2 clock cycles.

After 4 clock cycles the analysis starts again



```
library IEEE; use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity PF is
   port(CLK, DIN1, DIN2, RESET: in std_logic;
     DOUT1, DOUT2, DOUT3, DOUT4: out std_logic);
end PF;
architecture Behavioral of PF is
  signal regOut: std_logic_vector(3 downto 0):="ZZZZZ";
signal EN: bit:='0';
   signal cnt: integer range 0 to 10:=0;
begin
process (RESET, CLK)
begin
   --1) RESET:
   if (RESET = '1') then
  regOut <= "ZZZZZ"; EN <= '0'; cnt <= 0;
--RESET = '0':</pre>
   elsif (rising_edge(CLK)) then
      --2) For 4 clock periods of time serial input are compared:
      --depending on the result of this operation, regOut is updated:
      --regOut(0) contains the result of comparation for the first (DIN1, DIN2) pair;
      --regOut (1) contains the result of comparation for the second (DIN1, DIN2) pair;
      --and so on...
      --At the same time, a signal "EN" is kept at low level so that it can prevent regOut content to be
      --transferred to the output signals.
--when cnt = 3 (last clock period of 4), EN is set to '1' so that during the following 2 clock periods
      --of time output signals can be tranferred.
      if (cnt < 4) then
if (DIN1 = DIN2) then
             regOut(cnt) <= '0';
         else
             regOut(cnt) <= '1';
          end if;
         case (cnt) is
            when 0 to 2 => EN <= '0';
             when 3 => EN <= '1';
             when others => null;
         end case;
      cnt <= cnt + 1;
--3) For 2 clock periods of time regOut content is transferred to the output signals as follows:
      --regOut(0) => DOUT1;
--regOut(1) => DOUT2;
      --and so on...
      --when cnt = 5 (the second clock period of 2) EN is set to '0' so that for the following 2 clock
      --periods of time, output signals are kept in high-impedance state.
      elsif (cnt = 4) then
         cnt <= cnt + 1;
      elsif (cnt = 5) then
         EN <= '0';
         cnt <= cnt + 1;
      --4) For 2 clock periods of time output signals are kept to high-impedance state and during the last
      --clock period cnt is set to 0 so that the entity can restart its operation:
      elsif (cnt = 6) then
         cnt <= cnt + 1;
      elsif(cnt = 7) then
         regOut <="ZZZZ";
         cnt <= 0;
      end if;
   end if;
end process;
 --5) output computation:
DOUT1 <= regOut (0) when (EN = '1') else 'Z';
DOUT2 <= regOut (1) when (EN = '1') else 'Z';
DOUT3 <= regOut (2) when (EN = '1') else 'Z';
DOUT4 <= regOut (3) when (EN = '1') else 'Z';
end Behavioral:
-- Commento: ok - piccola differenza d'interpretazione dei vincoli - comunque ok (29)
```

10

12 13

14 15

16

21

22

24

26

27 28

2.9

30 31 32

33

34 35

36

37

38

39

40

41 42

43

45

46 47

48

49

52

53

54 55

56

57

58 59

60

63

64

65

66

67

68 69

70