23 April 2007

Create a clock-synchronous VHDL entity with a 4-bits control input (CTL4) and a parallel 12-bits output (OUT12).

Starting from a reset, the entity must sample the input CTL4 and receive data from a serial input (DATAIN). If the first 4 bits from the serial input stream are equal to the control word sampled from CTL4, the entity must transfer these 4 bits to the output followed by the subsequent 8 bits from DATAIN. The entity must set the output to high impedance in any other situation and when the enable signal is set to 0.

1

2

4

6 7

8

9

10

11

12 13 14

15

16 17

18 19 20

21 22

23 24

25 26

27 28

29

30 31

32 33

34

35 36

37

38

39

40

41 42

43 44

45

46 47

48 49

50

51

52

53

54

55

56

57

58 59

60 61

62 63

64

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity Key_Rec is
  port(CLK, DATAIN, ENABLE, RESET: in std_logic;
        CTL4: in std_logic_vector (3 downto 0);
        OUT12: out std_logic_vector(11 downto 0) );
end Key_Rec;
architecture Behavioral of Key_Rec is
   signal key: std_logic_vector (3 downto 0); --For sampling the key word in CTL4.
   signal reg: std_logic_vector (11 downto 0); --For uploading the input DATAIN.
   signal cnt: integer range 0 to 15:=0;
  begin
     process (CLK, RESET)
      begin
         if (RESET='1') then
            --If a reset pulse occurs, a general reset is executed:
            reg <= (others =>'0');
            out12 <= (others =>'0');
            key <= (others =>'0');
            cnt <= 0;
         elsif (rising_edge (CLK)) then
            if(cnt < 12) then</pre>
               reg <= reg(10 downto 0) & DATAIN;
               --At the beginning of the upload (cnt=0), control input is sampled;
               --for the remaining values from DATAIN, just the increment of cnt is executed
               case cnt is
                  when 0 => key <= CTL4;
                            cnt <= cnt + 1;
                  when 1 to 12 => cnt <= cnt + 1;
                  --No action is required in this case.
                  when others => null;
               end case;
            end if;
            --After the upload is complete, the output is computed:
            --if the output is enabled and the first four bits
            --of DATAIN are equal to the control input, the serial input is sent to parallel
            --output; otherwise, the output is set to high impedance.
            if ((cnt >= 12) and (ENABLE = '1') and (reg (11 downto 8) = key)) then
               out12 <= reg;
            else
               out12 <= (others => 'Z');
            end if;
         end if;
      end process;
end Behavioral:
```

1

6 7

8

9

10

11

12 13

14

15

16 17

18 19

20 21 22

23

24

25 26

27

28

29

30 31

32 33

34

35

37

38

39

40 41

42

44

45

46 47

48

49 50

51

52

53

54

55

56

57

58

59

60

61

62

63 64

65

66

67

68

69 70

71

72

73

74

75 76

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--If the first 4 bits which come from DIN correspond to the key
--which comes from CTL4, these 4 bits and the following 8 DIN bits
--(12 bits) are tranferred to the serial output OUT12.
--OUT12 is kept in high impedance state if: 1) the key doesn't correspond
--to the first 4 DIN bits; 2) EN=0.
--Asynchronous reset can be performed.
entity KeyRec is
  port (CLK, RST, EN, DIN: in std_logic;
         CTL4: in std_logic_vector (3 downto 0);
         OUT12: out std_logic);
end KeyRec;
architecture Behavioral of KeyRec is
   signal regK, regIN: std_logic_vector (3 downto 0):="ZZZZ";
signal buff: std_logic:='Z';
   signal cnt: integer range 0 to 20:=0;
begin
process (CLK, EN, RST)
begin
    --1) RST
   if (RST = '1') then
      cnt <= 0;
      regK <= "ZZZZ";</pre>
      regIN <= "ZZZZ";</pre>
                         --NB: regIN is used as a FIFO stack
      buff <= 'Z';
   --RST = '0'
   elsif (rising_edge(CLK)) then
       --2) key is stored into regK; at the same time, the first serial
      --input bit is stored into regIN:
      if (cnt = 0) then
         regK <= CTL4;
         regIN <= regIN(2 downto 0) & DIN;</pre>
         buff <= 'Z';</pre>
         cnt <= cnt + 1;
      --3) 3 more serial bits are stored into regIN, which is
       --then completely uploaded:
      elsif (cnt > 0 and cnt < 4) then
         regIN <= regIN(2 downto 0) & DIN;</pre>
         buff <= 'Z';
         cnt <= cnt + 1;
      --4) if reqIN=reqK, the first bit is tranferred to buff and a new bit
      --is stored in regIN; otherwise buff is set to high impedance and cnt is
      --set to 0 so that a new key can be stored and the entity can restart its
       --operations:
      elsif (cnt = 4) then
         if (regIN = regK) then
            buff <= regIN(3);</pre>
            regIN <= regIN(2 downto 0) & DIN;
             cnt <= cnt + 1;
         else
            buff <= 'Z';
             cnt <= 0;
         end if;
      --5) the entity can execute the following statements just if key has been
       --recognized;
      --regIN1 content is transferred to buff and at the same time it is
      --replaced by 4 more DIN bits:
      elsif (cnt > 4 and cnt < 12) then
         buff <= regIN(3);</pre>
         regIN <= regIN(2 downto 0) & DIN;</pre>
         cnt <= cnt + 1;
       --6) regIN1 content is transferred to buff, but nomore DIN
      --bits are stored:
      elsif (cnt > 11 and cnt < 15) then
         buff <= regIN(3);</pre>
         regIN <= regIN(2 downto 0) & 'Z';</pre>
         cnt <= cnt + 1;
```

```
--7) as the last bit is transferred to buff, cnt is set to 0
--so that the entity can restart its operations:
elsif (cnt = 15) then
buff <= regIN(3);
cnt <= 0;
end if;
end if;
end process;

OUT12 <= buff when (EN = '1') else 'Z';
end Behavioral;
```

```
LIBRARY IEEE:
USE IEEE.STD LOGIC 1164.ALL;
USE IEEE.STD LOGIC ARITH.ALL;
USE IEEE STD LOGIC UNSIGNED ALL;
ENTITY key_recognizer is
PORT (
                CLK, ENABLE, RESET: IN std logic;
                                                                  -- INGRESSI DI CONTROLLO
                DATAIN: IN std logic;
                                                                   -- DATI IN INGRESSO
                CTL4 : IN std logic vector(3 downto 0);
                                                                   -- PAROLA CHIAVE
                OUT12 : OUT std_logic_vector(11 downto 0)
                                                                   -- DATI IN USCITA
                );
END key recognizer;
architecture Behavioral of key_recognizer is
signal CONT: integer range 0 to 15:=15;
                                                  -- segnale di conteggio
signal data_reg:std_logic_vector(11 downto 0);
                                                  -- registro per appogiare i dati
signal key reg:std logic vector(3 downto 0);
                                                  -- registro per la parola chiave
beain
process (CLK, RESET) -- il processo è attivato dal clock e dal reset asincrono
begin
        if(RESET='1') then
                  key_reg <= (others=>'0');
                                                  -- azzeriamo il contenuto dei registri
                  data reg<=(others=>'0');
                  CONT \le 0:
                                                  -- azzeriamo il contatore
        elsif(CLK'event and CLK='1') then
                  data reg<=data reg(10 downto 0) & DATAIN; -- i dati entrano nel registro
                         -- il conteggio si incrementa fina a 13 e poi si ferma
                         -- inoltre quanto è 0 campioniamo pure l'ingresso CTL4
                         case CONT is
                          when 0
                                                  CONT \le CONT + 1;
                                          =>
                                                  key reg <= CTL4;
                          when 1 to 12 =>
                                                  CONT \le CONT + 1;
                          when others =>
                                                  null:
                         end case;
        end if:
end process;
        -- a questo punto non resta che copiare il data_reg all'uscita OUT12
        -- nelle condizioni di conteggio a 12, di abilitazione attiva
        -- e di soddisfacimento della parola chiave
        OUT12 <= data reg
        when ((data_reg(11 downto 8)=key_reg) and ENABLE='1' and CONT=12)
                  "ZZZZZZZZZZZ":
        else
end Behavioral;
```