## 11 July 2006

Create a VHDL entity synchronous to a clock signal with 2 4-bits inputs:

- **A** (a3, a2, a1, a0)
- **B** (b3, b2, b1, b0)


and 2 serial outputs: out1 and out2

The entity must produce the output as described in the table below, depending on the value of a selection signal (sel):

sel	out1	out2
0	High z	High z
1	a3 a2 a1 a0	b3 b2 b1 b0
2	b0 b1 b2 b3	a0 a1 a2 a3
3	b3 a0 b2 a1 b1 a2 b0 a3	a3 b0 a2 b1 a1 b2 a0 b3

Avoid the accumulation of data inside the entity.

The entity must provide an asynchronous reset signal (reset) which reset the state of the entity and at the same time set the output to high impedance.



7

8

9

10

11

12

13 14 15

16 17

18

19

20 21

22 23 24

25 26

27

28 29

30

31

32 33

34

35 36 37

38

39

40

41

42 43

44

45

46 47

48

49 50

51 52

53

54

55

56

57

58

59

60 61

62

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity PF4 is
  port(CLK, RST: in std_logic;
        sel: in std_logic_vector (1 downto 0);
        A, B: in std_logic_vector (3 downto 0);
        out1, out2: out std_logic);
end PF4;
architecture Behavioral of PF4 is
   signal cnt: integer range 0 to 15:=0;
   signal reginA: std_logic_vector (3 downto 0):=(others => 'Z');
   signal reginB: std_logic_vector (3 downto 0):=(others => 'Z');
   signal regin1: std_logic_vector (7 downto 0):=(others => 'Z');
signal regin2: std_logic_vector (7 downto 0):=(others => 'Z');
   signal regsel: std_logic_vector (1 downto 0):="ZZ";
   begin
      process (CLK, RST)
      begin
          if (RST='1') then
             cnt <= 0;
             reginA <= (others => 'Z');
            reginB <= (others => 'Z');
             regsel <= "ZZ";
             out1 <= 'Z';
             out2 <= 'Z';
          elsif rising_edge(CLK) then
             if (cnt=0) then
                reginA <= A;
                reginB <= B;
                regsel <= sel;
                regin1(7) <= B(3);
                regin1(6) \leftarrow A(0);
                regin1(5) \ll B(2);
                regin1(4) \ll A(1);
                regin1(3) \ll B(1);
                regin1(2) \ll A(2);
                regin1(1) <= B(0);
                regin1(0) <= A(3);
                regin2(7) \ll A(3);
                regin2(6) <= B(0);
                regin2(5) \ll A(2);
                regin2(4) \ll B(1);
                regin2(3) <= A(1);
                regin2(2) \ll B(2);
                regin2(1) <= A(0);
                regin2(0) <= B(3);
                out1 <= 'Z';
                out2 <= 'Z';
                cnt <= cnt + 1;
```

78

79

80 81

82 83

84 85

86

87 88

89 90 91

92 93

94 95

96 97 98

```
elsif (cnt > 0) then
                         case regsel is
                            when "00" => out1 <= 'Z';</pre>
                                            out2 <= 'Z';
                             when "01" \Rightarrow if (cnt <5) then
                                                out1 <= reginA(3);
                                                out2 <= reginB(3);</pre>
                                                reginA <= reginA(2 downto 0) & 'Z';</pre>
                                                reginB <= reginB(2 downto 0) & 'Z';</pre>
                                                cnt <= cnt + 1;
                                            elsif (cnt >= 5) then
                                                out1 <= 'Z';
out2 <= 'Z';
                                            end if;
                            when "10" => if (cnt <5) then
                                                out1 <= reginB(0);</pre>
                                                out2 <= reginA(0);</pre>
                                                reginA <= 'Z' & reginA(3 downto 1);
reginB <= 'Z' & reginB(3 downto 1);</pre>
                                                cnt <= cnt + 1;
                                            elsif (cnt >= 5) then
100
                                                out1 <= 'Z';
                                                out2 <= 'Z';
101
102
                                            end if;
103
                             when "11" => if (cnt <9) then
104
105
                                                out1 <= regin1(7);</pre>
106
                                                out2 <= regin2 (7);
                                                regin1 <= regin1(6 downto 0) & 'Z';</pre>
107
108
                                                regin2 <= regin2(6 downto 0) & 'Z';</pre>
109
                                                cnt <= cnt + 1;</pre>
110
                                            elsif (cnt >= 8) then
                                                out1 <= 'Z';
111
                                                out2 <= 'Z';
112
113
                                            end if;
114
115
                             when others => out1 <= 'Z';
116
                                             out2 <= 'Z';
117
118
                         end case;
119
120
                     end if;
121
122
                  end if;
123
124
           end process;
125
126
       end Behavioral;
```

4

6 7

8

10

11 12

13

14

15

16 17

18

19

20

21

2.2

23 24

25 26

27

28

30 31

32

33

34

35

37

38

39

40

41

42

44

45

46

47

48

49 50

51

52

53

54

55

56

57

58

59

60

61

62

63 64

65

66

67

68

69

70 71

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--data input: 2 parallel 4 bits; 2 parallel bits (A and B);
--selection input: 2 parallel bits (SEL);
--output: 2 serial signals, out1 and out2 (bitstream process is explained later).
entity P_to_S is
  port(CLK, RST: in std_logic;
        SEL: in std_logic_vector(1 downto 0):="00";
        A, B: in std_logic_vector (3 downto 0):="ZZZZZ";
        out1, out2: out std_logic);
end P to S:
architecture Behavioral of P_to_S is
   signal cnt: integer range 0 to 10:=0;
   signal regA, regB: std_logic_vector (3 downto 0):="ZZZZZ";
   signal regSEL: std_logic_vector (1 downto 0):="ZZ";
begin
process (CLK, RST)
begin
if(RST = '1') then
   cnt <= 0;
  regA <= "ZZZZ";
   regB <= "ZZZZ";
  out1 <= 'Z';
   out2 <= 'Z';
elsif (rising_edge(CLK)) then
  --1) upload A and B into regA and regB (cnt=0) and out1,2='Z'
   --at the same time SEL input can be controlled; SEL might change
   --while output bitstream is processed, thus the content of SEL
   --is stored into regSEL just at this point;
   if (cnt = 0) then
     regSEL <= SEL;
      regA <= A;
     regB <= B;
      out1 <= 'Z';
      out2 <= 'Z';
      cnt <= cnt + 1;
   --2) at this point, regSEL is ready and its content can be controlled
   --NB: if SEL=00, out1 and out2 are kept in high impedance state indefinitely;
    --otherwise, after the output bitstreams end, the entity makes a new selection
   --in other words, a new occurence of SEL is stored into regSEL.
   elsif (cnt > 0) then
      case regSEL is
         --regSEL=00: output in high impedance state until a reset occurs;
         when "00" => out1 <= 'Z';</pre>
                      out2 <= 'Z';
         --regSEL=01: out1=a3...10; out2=b3...b0.
         when "01" => out1 <= regA(3);</pre>
                      regA <= regA(2 downto 0) & 'Z';</pre>
                       out2 <= regB(3);
                       regB <= regB(2 downto 0) & 'Z';</pre>
                       if (cnt = 4) then
                        cnt <= 0;
                       else
                        cnt <= cnt + 1;
                       end if;
          --regSEL=10: out1=b0...b3; out2=a0...a3
         when "10" => out1 <= regB(0);</pre>
                       regB <= 'Z' & regB(3 downto 1);</pre>
                       out2 <= regA(0);
                       regA <= 'Z' & regA(3 downto 1);</pre>
                       if (cnt = 4) then
                         cnt <= 0;
                        cnt <= cnt + 1;
                       end if;
```

78

79 80 81

82 83

84 85

86

87

88

89

90 91

92

93

94 95

96

97

98

99

100

101

102

103 104 105

106

107

108

109

110

111

112

113

114 115

116 117

118 119

```
--regSEL=11: out1: b3a0b2a1b1a2b0a3; out2: a3b0a2b1a1b2a0b3
          when "11" => if (cnt = 1) then
                          out1 <= regB(3);
out2 <= regA(3);
                          cnt <= cnt + 1;</pre>
                        elsif (cnt = 2) then
                           out1 <= regA(0);
                          out2 <= regB(0);
                           cnt <= cnt + 1;
                        elsif (cnt = 3) then
                          out1 <= regB(2);
                          out2 <= regA(2);
                          cnt <= cnt + 1;</pre>
                        elsif (cnt = 4) then
                          out1 <= regA(1);
                          out2 <= regB(1);
                          cnt <= cnt + 1;</pre>
                        elsif (cnt = 5) then
                          out1 <= regB(1);
                          out2 <= regA(1);
                          cnt <= cnt + 1;
                        elsif (cnt = 6) then
                          out1 <= regA(2);</pre>
                          out2 <= regB(2);
                          cnt <= cnt + 1;</pre>
                        elsif (cnt = 7) then
                          out1 <= regB(0);
out2 <= regA(0);</pre>
                          cnt <= cnt + 1;</pre>
                        elsif (cnt = 8) then
                          out1 <= regA(3);
                          out2 <= regB(3);
                          cnt <= 0;
                        end if;
         when others => cnt <= 0; --an error occurred in this case
                                      --hopefully this won't happen.
      end case;
   end if;
end if;
end process;
end Behavioral;
```