
## **13 February 2008**

Describe a circuit to generate parity bits — even and odd respectively — from 2 strings of undefined length. The circuit has a 2-bits input for the serial input streams (DIN), a clock signal (CLK), a reset signal (RST), an activation signal (ENABLE), and a selection input (SEL) which determines which output pair (PO\_PARI, PO\_DISP and P1\_PARI, P1\_DISP) is to be updated. If the enable signal is equal to 0, the selected output pair must be set to high impedance. When the entity is reset, the outputs must be set to 0.



**Translation Notes:** 

PARI = Even

DISP = Odd

1

6 7

8

9

10

11

12 13 14

15 16

17

18

19 20

21 22

23

24

25 26

27

28 29

30

31 32

33

34

35 36

37

38

39

40 41

42 43

44

45

46 47

48

49

50

51

52 53

54

55

56

57

58

59 60

61

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity parity is
  port (CLK, RST, EN, sel: in std_logic;
        Din: in std_logic_vector (1 downto 0);
         POe, POo, Ple, Plo: out std_logic);
end parity;
architecture Behavioral of parity is
  --In order to the parity bits
  -- The values of these signals are sent to the output
   --according to the value of "sel".
  signal P0, P1: std_logic:='0';
  begin
      process (CLK, EN, RST)
     begin
         if (RST = '1') then
            --General reset.
            P0e <= '0';
            P0o <= '0';
            P1e <= '0';
            P1o <= '0';
            P0 <= '0';
            P1 <= '0';
         elsif (rising_edge (CLK)) then
            --When the entity is disabled, output lines are set to high impedance.
            if (EN = '0') then
               P0e <= 'Z';
               P0o <= 'Z';
               P1e <= 'Z';
               P1o <= 'Z';
               P0 <= '0';
               P1 <= '0';
               --When the entity is enabled, parity bits are computed:
               -- the output lines are updated according to the value of "sel".
               --NOTE: parity bits (PO and P1) are computed in any case, that's why there are
               --two instructions outside the case construction; otherwise, it is not possible
               --to update correctly the output lines when the value of "sel" changes.
            elsif (EN = '1') then
               P0 <= P0 xor Din (0);
               P1 <= P1 xor Din (1);
               case sel is
                  when '0' => P0e <= P0 xor Din (0);
                              P0o <= not (P0 xor Din (0));
                  when '1' => Ple <= Pl xor Din (1);
                              Plo <= not (Pl xor Din (1));
                  when others => null;
               end case;
            end if;
         end if;
      end process;
end Behavioral;
```

1

6 7

8

9

10

11 12

13

14 15

16 17

18 19

20 21

22

23 24 25

26 27

28

29

30

31

32 33

34 35

37

38

39

40

41

42

44 45

46

47

48

49 50

51

52

53 54 55

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
--2 serial input lines, DIN(0), DIN(1) and 2 pairs of serial output: P0_ODD, P0_EVEN
--P1_ODD and P1_EVEN.
--SEL (1 bit) allows to select which output pair is
--updated;
--P ODD: odd parity bit of DIN;
--P_EVEN: even parity bit of DIN.
--DIN bitstream is continuous; parity bits should be computed according to
-- the present input bit and the previous ones, each time.
entity parity is
  port(CLK, RST, EN, SEL: in std_logic;
            in std_logic_vector (1 downto 0);
        PO_EVEN, PO_ODD, P1_EVEN, P1_ODD: out std_logic);
end parity;
architecture Behavioral of parity is
   signal buff0, buff1: std_logic:='Z';
begin
process(CLK, RST)
begin
   --1) Reset:
   if (RST = '1') then
      buff0 <= '0';
     buff1 <= '0';
   elsif (EN = '1' and rising_edge(CLK)) then
      --2) SEL = 'i': DIN(i) parity bits computation:
      --even parity = (previous parity bit) XOR (new DIN(i) bit);
      --odd parity = NOT (even parity).
      --when an output pair is selected, the other one should store its present value;
      --when SEL switches, new parity bit is computed on the last value which ha been
      --stored;
      --actually, the entity can always compute both parity bits, and transfer to the output
      --just the ones selected by SEL, but that will cause unnecessary commutations.
      case (SEL) is
         when '0' => buff0 <= buff0 xor DIN(0);</pre>
         when '1' => buff1 <= buff1 xor DIN(1);
         when others => null;
      end case;
  end if;
end process;
PO_EVEN <= buff0 when (EN = '1') else 'Z';
P0_ODD <= not(buff0) when (EN = '1') else 'Z';
P1_EVEN <= buff1 when (EN = '1') else 'Z';
P1_ODD <= not(buff1) when (EN = '1') else 'Z';
```

end Behavioral;