


18 April 2008

Describe a circuit to generate a clock signal (**OUT_CLK**) whose period is described by the input signals as follows:

Starting from a reset, the 4-bits signal **CAPTURE** is sampled for 4 clock cycles, this signal provides the BCD-coded positions of the bits to read from the input signal **DIN** and the 4 values obtained form the division factor (still in BCD format) for the clock signal to determine **OUT_CLK**.

OUT_CLK must start after 16 clock cycles from the reset and must be kept until a new reset.

When the activation signal **ENABLE** is equal to 0, the output must be set to high impedance without changing the function of the circuit!



```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  entity clk_generator is
7      port(CLK, EN, RST, DIN: in std_logic;
8           CAPTURE: in std_logic_vector (3 downto 0);
9           OUT_CLK: out std_logic);
10 end clk_generator;
11
12 architecture Behavioral of clk_generator is
13     --regIN: to store serial input.
14     --div: for saving the division factor.
15     --W1, W2, W3, W4: for saving the bits position in regIn.
16     signal regIn: std_logic_vector (15 downto 0):=(others => '0');
17     signal div: std_logic_vector (3 downto 0):="0000";
18     signal W1, W2, W3, W4: integer range 0 to 20:=0;
19
20     --cnt: for uploading "regIn", "div" and "W" signals.
21     --cnt_out, limit: for the output timing.
22     signal cnt: integer range 0 to 20:=0;
23     signal cnt_out: integer range 0 to 10:=1;
24     signal limit: natural:=0;
25     begin
26
27         process (CLK, RST, EN)
28             begin
29
30                 if (RST = '1') then
31                     --General reset.
32                     OUT_CLK <= 'Z';
33                     regIn <= (others => '0');
34                     div <= (others => '0');
35                     cnt <= 0;
36                     cnt_out <= 1;    --It will be seen later the reason why it is initialized to 1.
37
38                 elsif rising_edge(CLK) then
39                     if (EN = '0') then    --When the entity is disabled, the output is kept in
40                         OUT_CLK <= 'Z';    --high impedance status.
41
42                     elsif (EN = '1') then
43                         if (cnt <= 16) then
44                             --16 values are uploaded; for the first 4 clock pulses,
45                             --4 occurrence of "CAPTURE" are stored also.
46                             case cnt is
47                                 when 0 => regIn <= regIn(14 downto 0) & DIN;
48                                     W1 <= conv_integer(CAPTURE);
49                                     cnt <= cnt + 1;
50
51                                 when 1 => W2 <= conv_integer(CAPTURE);
52                                     regIn <= regIn (14 downto 0) & DIN;
53                                     cnt <= cnt + 1;
54
55                                 when 2 => W3 <= conv_integer(CAPTURE);
56                                     regIn <= regIn (14 downto 0) & DIN;
57                                     cnt <= cnt + 1;
58
59                                 when 3 => W4 <= conv_integer(CAPTURE);
60                                     regIn <= regIn (14 downto 0) & DIN;
61                                     cnt <= cnt + 1;
62
63                             --For the rest of the clock pulses the only thing that
64                             --is done is the the storage of serial input.
65                             when 4 to 15 => regIn <= regIn(14 downto 0) & DIN;
66                                     cnt <= cnt + 1;
67
68                         end case;
69
70                     end if;
71
72                 end if;
73
74             end process;
75
76

```

```
77         --Division factor computation:
78         --once "regIn" is filled, "div" is computed.
79         --This cannot be done before the 17th clock pulse.
80         --NOTE: Since the output must be computed after 16 clock pulses from the
81         --last reset, the first output bit is computed in this context.
82         --If this is not done one clock pulse delay occurs.
83         --That's why "cnt_one" has been initialized to 1.
84         when 16 => div(0) <= regIn (w1);
85                 div(1) <= regIn (w2);
86                 div(2) <= regIn (w3);
87                 div(3) <= regIn (w4);
88                 OUT_CLK <= '0';
89                 cnt <= cnt + 1;
90
91
92         when others => null;
93     end case;
94
95     elsif (cnt > 16) then
96         --Output bitstream generation:
97         if (cnt_out < limit) then
98             OUT_CLK <= '0';
99             cnt_out <= cnt_out + 1;
100
101         elsif ((cnt_out >= limit) and (cnt_out < ((2*limit)-1)) )then
102             OUT_CLK <= '1';
103             cnt_out <= cnt_out + 1;
104
105         --At the end, "cnt_out" is set to 0 again so that every instruction above
106         --(for the Output bitstream generation) can be repeated and
107         --the output bitstream can be generated until a general reset:
108         elsif (cnt_out = ((2*limit)-1) ) then
109             cnt_out <= 0;
110
111         end if;
112
113     end if;
114 end if;
115 end if;
116
117 end process;
118
119 --This is done outside from the process because if this is done within the process
120 --a clock pulse delay occurs (before computing "limit", "div" must be updated and this
121 --cannot be done in just one clock pulse, within the process)
122 limit <= conv_integer(div) when (cnt > 16) else limit;
123
124 end Behavioral;
```

```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6  --one serial input, DIN: 16 bit should be stored.
7  --one 4 bits parallel input, CAP: 4 occurrences should be stored along with
8  --the first 4 bits of DIN (during the first 4 clock periods of time):
9  --4 BDC codes which represent the position of 4 bits in DIN bitstream
10 --this latter bits represent how long OUT_CLK semi-period should be, for
11 --instance: if this 4 bits encode the number N, OUT_CLK period should be
12 --2N clock periods long.
13
14 --Problems: 1) BCD is used to encode decimal numbers (0 to 9) with 4 bits, therefore
15 --it doesn't make any sense to store 16 bits from DIN... It follows that 16 decimal
16 --values must be encoded (it's not BCD);
17 --2) if clock frequency is not halved at least, it is impossible to produce the required
18 --output signal after 16 clock periods of time...
19
20 entity CLKGEN is
21     port (CAP: in std_logic_vector(3 downto 0);
22           CLK, DIN, EN, RST: in std_logic;
23           OUT_CLK: out std_logic);
24 end CLKGEN;
25
26 architecture Behavioral of CLKGEN is
27
28     signal reg: std_logic_vector (15 downto 0):=(others => 'Z');
29     signal cnt: integer range 0 to 16:=0;
30     signal b0, b1, b2, b3: integer range 0 to 16:=0;
31     signal buff: std_logic:='Z';
32     signal DIV: std_logic_vector (3 downto 0):="0000";
33     signal cntOut, LIM: std_logic_vector(4 downto 0):="00000";
34 begin
35
36     process (CLK, RST)
37     begin
38         --1) Reset:
39         if (RST = '1') then
40             reg <= (others => 'Z');
41             cnt <= 0;
42             b0 <= 0;
43             b1 <= 0;
44             b2 <= 0;
45             b3 <= 0;
46             buff <= 'Z';
47             DIV <= "0000";
48             cntOut <= "00000";
49             LIM <= "00000";
50         elsif (rising_edge(CLK)) then
51             --2) first 4 DIN bits and 4 CAP occurrences are stored
52             --and OUT_CLK (buff) is kept in high impedance state(*):
53             if (cnt = 0) then
54                 b0 <= CONV_INTEGER(CAP);
55                 reg <= reg (14 downto 0) & DIN;
56                 cnt <= cnt + 1;
57                 buff <= 'Z';
58             --(*)
59             elsif (cnt = 1) then
60                 b1 <= CONV_INTEGER(CAP);
61                 reg <= reg (14 downto 0) & DIN;
62                 cnt <= cnt + 1;
63                 buff <= 'Z';
64             --(*)
65             elsif (cnt = 2) then
66                 b2 <= CONV_INTEGER(CAP);
67                 reg <= reg (14 downto 0) & DIN;
68                 cnt <= cnt + 1;
69                 buff <= 'Z';
70             --(*)
71             elsif (cnt = 3) then
72                 b3 <= CONV_INTEGER(CAP);
73                 reg <= reg (14 downto 0) & DIN;
74                 cnt <= cnt + 1;
75                 buff <= 'Z';
76             --3) 11 more DIN bits are stored (buff='Z'):

```

```

77     elsif (cnt > 3 and cnt < 15) then
78         reg <= reg (14 downto 0) & DIN;
79         cnt <= cnt + 1;
80         buff <= 'Z';
81         --4) as the last DIN bit is stored, the entity begins to produce the output:
82         --buff is set to '1';
83         --DIV is not ready yet, one last bit misses and it will be in reg(0): this means that
84         --this moment this bit is not available from reg, but it is available from DIN;
85         --furthermore, the entity should be able to extract the bits in the positions b_i
86         --(previously computed) and these bits are currently in the positions (b_i - 1), in
87         --fact, after the last bit comes from DIN, these bits are shifting in the b_i positions.
88         --NB: b_i are computed assuming that all of the 16 bits are available.
89     elsif (cnt = 15 ) then
90         reg <= reg (14 downto 0) & DIN;
91         buff <= '1';
92         -----
93         --LIM=2DIV (left-shift of every bit and LSB=0)
94         if (b3 = 0) then
95             DIV(3) <= DIN;
96             LIM(4) <= DIN;
97         else
98             DIV(3) <= reg(b3-1);
99             LIM(4) <= reg(b3-1);
100        end if;
101        if (b2 = 0) then
102            DIV(2) <= DIN;
103            LIM(3) <= DIN;
104        else
105            DIV(2) <= reg(b2-1);
106            LIM(3) <= reg(b2-1);
107        end if;
108        if (b1 = 0) then
109            DIV(1) <= DIN;
110            LIM(2) <= DIN;
111        else
112            DIV(1) <= reg(b1-1);
113            LIM(2) <= reg(b1-1);
114        end if;
115        if (b0 = 0) then
116            DIV(0) <= DIN;
117            LIM(1) <= DIN;
118        else
119            DIV(0) <= reg(b0-1);
120            LIM(1) <= reg(b0-1);
121        end if;
122        -----
123        LIM(0) <= '0';
124        cntOut <= cntOut + 1;
125        cnt <= cnt + 1;
126        --once all of the 16 DIN bits are stored (cnt>15), output is processed:
127        elsif (cnt > 15) then
128            --special case: OUT_CLK='1' indefinitely (cntOut is not incremented):
129            if (DIV = "0000") then
130                buff <= '1';
131            --first semi-period:
132            elsif (cntOut < DIV) then
133                buff <= '1';
134                cntOut <= cntOut + 1;
135            --second semi-period (**):
136            elsif (cntOut >= DIV and cntOut < (LIM - 1)) then
137                buff <= '0';
138                cntOut <= cntOut + 1;
139            --(**) at the end of the OUT_CLK period cntOut is set to zero
140            --so that a new period of OUT_CLK can be produced
141            --(cntOut is processed as unsigned since the "unsigned" package is used)
142            elsif (cntOut = LIM-1) then
143                buff <= '0';
144                cntOut <= "00000";
145            end if;
146        end if;
147    end if;
148    end process;
149
150    OUT_CLK <= buff when (EN = '1') else 'Z';
151
152    end Behavioral;

```