

12 September 2008

Create a clock-synchronous VHDL entity which implements a generator of 4 signals with programmable duty-cycle.

Starting from a reset, the entity receives 3 bits at a serial input **DIN**, these 3 bits determine the duty-cycle of the output signals according to the following table:

Value	0	1	2	3	4	5	6	7
Duty-cycle	20%	30%	40%	50%	60%	70%	80%	90%


The four output signals (**DUTY1**, **DUTY2**, **DUTY4**, **DUTY10**) produce signals with the same duty-cycle and frequencies equal to:

$DUTY2 : F(DUTY1) / 2$

$DUTY4 : F(DUTY1) / 4$

$DUTY10 : F(DUTY1) / 10$

Finally, when **ENABLE** is 0, outputs are at high impedance.



```

1  library IEEE;
2  use IEEE.STD_LOGIC_1164.ALL;
3  use IEEE.STD_LOGIC_ARITH.ALL;
4  use IEEE.STD_LOGIC_UNSIGNED.ALL;
5
6
7  entity duty_cycle is
8      port(RST, CLK, DIN, EN: in std_logic;
9           DUTY1, DUTY2, DUTY4, DUTY10: out std_logic);
10 end duty_cycle;
11
12
13 architecture Behavioral of duty_cycle is
14     --cnt: for the input;
15     --regIN: to store the value for computing the duty cycle;
16     --DC: for converting regIN to integer.
17     signal cnt : integer range 0 to 5:=0;
18     signal regIN: std_logic_vector(2 downto 0):="000";
19     signal DC: integer range 0 to 7:=0;
20
21     signal cnt1: integer range 0 to 10:=0;    --For the output: (1)
22     signal cnt2: integer range 0 to 20:=0;    --(2)
23     signal cnt4: integer range 0 to 40:=0;    --(3)
24     signal cnt10: integer range 0 to 100:=0;  --(4)
25
26 begin
27
28     process (CLK, RST, EN)
29     begin
30         if (RST = '1')then
31             --General reset:
32             cnt <= 0;
33             regIN <= "000";
34             cnt <= 0;
35             cnt1 <= 0;
36             cnt2 <= 0;
37             cnt4 <= 0;
38             cnt10 <= 0;
39             DC <= 0;
40         elsif rising_edge(CLK) then
41             --Input storing:
42             -----
43             case cnt is
44                 when 0 to 2 => regIN <= regIN (1 downto 0) & DIN;
45                             cnt <= cnt + 1;
46                             DUTY1 <= 'Z';
47                             DUTY2 <= 'Z';
48                             DUTY4 <= 'Z';
49                             DUTY10 <= 'Z';
50                 when 3 => DC <= conv_integer(regIN);
51                             cnt <= cnt + 1;
52                 when others => null;
53             end case;
54
55             -----
56             --Output computation (next page):
57             --A "loop" for each output line is executed;
58             --A minimum value of 10 clock pulses for the period has been chosen (DUTY1);
59             --The other values are:
60             --20 pulses (DUTY2);
61             --40 pulses (DUTY4);
62             --100 pulses (DUTY10).
63             --For each "loop" a specific counter signal has been used and this one is set to zero
64             --when it reaches the maximum value (10 for cnt1, 20 for cnt2 and so on), so that the
65             --output bitstream can be generated indefinitely.
66             -----
67
68
69
70
71
72
73
74
75
76

```

```

77     if ((EN = '1') and (cnt > 3)) then
78         --Modify using a procedure!!!
79         --parameters: max value of cnt#; DC; cnt#
80         --DUTY1:
81         if (cnt1 < 10) then
82             if ((cnt1 >= 0) and (cnt1 < 2+DC)) then
83                 DUTY1 <= '1';
84                 cnt1 <= cnt1 + 1;
85             elsif ((cnt1 >= 2+DC) and (cnt1 <= 8)) then
86                 DUTY1 <= '0';
87                 cnt1 <= cnt1 + 1;
88             elsif (cnt1 = 9) then
89                 DUTY1 <= '0';
90                 cnt1 <= 0;
91             end if;
92         end if;
93
94         --DUTY2:
95         if (cnt2 < 20) then
96             if ((cnt2 >= 0) and (cnt2 < 2*(2+DC))) then
97                 DUTY2 <= '1';
98                 cnt2 <= cnt2 + 1;
99             elsif ((cnt2 >= 2*(2+DC)) and (cnt2 <= 18)) then
100                 DUTY2 <= '0';
101                 cnt2 <= cnt2 + 1;
102             elsif (cnt2 = 19) then
103                 DUTY2 <= '0';
104                 cnt2 <= 0;
105             end if;
106         end if;
107
108         --DUTY4:
109         if (cnt4 < 40) then
110             if ((cnt4 >= 0) and (cnt4 < 4*(2+DC))) then
111                 DUTY4 <= '1';
112                 cnt4 <= cnt4 + 1;
113             elsif ((cnt4 >= 4*(2+DC)) and (cnt4 <= 38)) then
114                 DUTY4 <= '0';
115                 cnt4 <= cnt4 + 1;
116             elsif (cnt4 = 39) then
117                 DUTY4 <= '0';
118                 cnt4 <= 0;
119             end if;
120         end if;
121
122         --DUTY10:
123         if (cnt10 < 100) then
124             if ((cnt10 >= 0) and (cnt10 < 10*(2+DC))) then
125                 DUTY10 <= '1';
126                 cnt10 <= CNT10 + 1;
127             elsif ((cnt10 >= 10*(2+DC)) and (cnt10 <= 108)) then
128                 DUTY10 <= '0';
129                 cnt10 <= CNT10 + 1;
130             elsif (cnt10 = 109) then
131                 DUTY10 <= '0';
132                 cnt10 <= 0;
133             end if;
134         end if;
135
136     else
137         --Entity disabled:
138         DUTY1 <= 'Z';
139         DUTY2 <= 'Z';
140         DUTY4 <= 'Z';
141         DUTY10 <= 'Z';
142     end if;
143 end if;
144
145 end process;
146
147 end Behavioral;

```