



Scheduling Tables

The complete table below includes the values of all inputs, outputs, data-path components and registers that are being used, along with whether the components and registers need multiplexers/chip-enable or not:

clk	stage 1				stage 2		stage 3				stage 4		stage 5
	add0		max0		add1		max1		add2		sub0		comp0
	src1	src2	src1	src2	src1	src2	src1	src2	src1	src2	src1	src2	src1
0	i0	i1	i2	i3	-	-	-	-	-	-	-	-	-
1	i0	i1	i2	i3	reg0	reg1	-	-	-	-	-	-	-
2	i0	i1	i2	i3	reg0	reg1	-	-	reg0	reg6	-	-	-
3	i0	i1	i2	i3	reg0	reg1	reg2	reg3	reg0	reg5	-	-	-
4	-	-	-	-	reg0	reg1	reg4	reg3	reg0	reg5	-	-	-
5	-	-	-	-	-	-	reg4	reg3	reg5 << 1	reg5	-	-	-
6	-	-	-	-	-	-	-	-	-	-	reg4<<3	reg5	-
7	-	-	-	-	-	-	-	-	-	-	-	-	reg7
8	-	-	-	-	-	-	-	-	-	-	-	-	-
MUX							Y		Y	Y			

Area Analysis

The following table shows the resource count for all the hardware the components. The area in LUTs is calculated for each stage by summing up the area of each component in the stage, which is found using the table that was provided in the manual. The total area, which is 99 LUTs, is calculated by adding the area for each stage. (note that there is no cost for shifters so they were not included)

Component	stage 1	stage 2	stage 3	stage 4	stage 5	Total
8-bit Adders	1	1	-	-	-	2
10-bit Adders	-	-	1	-	-	1
8-bit Max Operators	1	-	1	-	-	2
12-bit Subtractors	-	-	-	1	-	1
12-bit Comparators	-	-	-	-	1	1
8-bit Registers	3	2	1	-	-	6
10-bit Registers	-	-	1	-	-	1
12-bit Registers	-	-	-	1	1	2
8-bit MUXes	4	-	2	-	-	6
10-bit MUXes	-	-	1	-	-	1
Area in LUTs	34	16	30	12	7	99

Stage and Timing Analysis

clk	stage 1	stage 2	stage 3	stage 4	stage 5
0	✓				
1	✓	✓			
2	✓	✓	✓		
3	✓	✓	✓		
4		✓	✓		
5			✓		
6				✓	
7					✓
Latency	4	4	4	1	1
Overlap	0	3	3	0	0
Throughput	0.25	0.25	0.25	1.00	1.00
Tclk in ns	2.77	2.77	2.94	2.54	1.82

- Total Latency = latency for each stage – total overlap = $4 + 4 + 4 + 1 + 1 - (3 + 3) = 8$ clock cycles
- Throughput is minimum throughput from all stages = $\frac{1}{8}$
- The minimum possible clock period is the slowest of all the stages from the table, which is 2.94ns. Therefore, the maximum achievable clock speed is $1 / 2.94\text{ns} = 340$ MHz.
- The critical path has been identified in the hardware schematic, calculated using the slowest path from each stage. The slowest path in each stage is the shown by the Tclk for each stage, which was calculated using the delays provided in the table in the project manual.