


Danie

6. Transmitting
Data Words

Gisselquist Technology, LLC

Daniel E. Gisselquist, Ph.D.





### **Lesson Overview**

Lesson Overview
Data Transmitter
Desired Structure

Counter
Change Detection

txdata

State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Debugging is one of the hardest parts of digital logic design

- You can't see what's happening inside the FPGA
- LED's are one solution
  - FPGA's operate 50MHz+
  - Your eye operates at < 60Hz</li>
- The serial port can be a second solution

Let's learn to send data through our serial port! Objectives

- Transform Hello World into a debugging output
- Learn about formal abstraction
- Experiment with using neurses with Verilator
- Extract internal design variables from within Verilator



### **Data Transmitter**

-₩

Lesson Overview Data

Desired Structure

Counter

Change Detection

txdata

State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses


Verilator data


Testbench build

Exercise #2

Exercise #3

Conclusion





Each word will . . .

- Start with 0x
- Contain the number sent, but in hexadecimal

this is much easier than doing decimal!

Four bits can be encoded at a time

End with a carriage return / line-feed pair



#### **Data Transmitter**

 $\sqrt{V}$ 

Lesson Overview Data

Desired Structure

Counter

Change Detection

txdata

State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses


Verilator data


Testbench build

Exercise #2

Exercise #3

Conclusion





Remember how we've built state machines before

- In this case, you have two triggers
  - One trigger starts the process
  - A busy line from the serial port controls the movement to the next character
- This design will be the focus of this lesson



#### **Desired Structure**



Lesson Overview

Data Transmitter
Desired

Structure
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■
 ■

Counter

Change Detection

txdata

State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data


Testbench build

Exercise #2

Exercise #3

Conclusion

Our overall design will look like this:



- Some event will trigger a counter
- A second module will detect that the counter has changed
- Finally we'll output the result
- We'll use txuart.v from the last exercise

Let's take a quick look at counter.v and chgdetector.v



## Creating a Counter



Lesson Overview Data Transmitter Desired Structure ➢ Counter **Change Detection** txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions Simulation ncurses ncurses Verilator data Testbench build

Exercise #2
Exercise #3
Conclusion

You should already know how to make an event counter

Feel free to add a reset if you would like





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change
Detection
txdata
State diagram

Outgoing Data
Formal Verification

- rormai verilicatio

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Detecting a change in the counter is also pretty easy

```
chgdetector(i_clk, i_data,
module
                 o_stb, o_data, i_busy);
        // ...
         initial \{ o_stb, o_data \} = 0;
        always @(posedge i_clk)
        if (!o_busy)
        begin
                 stb \ll 0:
                 if (o_data != i_data)
                 begin
                          o data <= i data:
                          stb \ll 1'b1:
                 end
        end
endmodule
```





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change
➤ Detection

txdata State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

What formal properties might we use here?

Any output value should remain unchanged until accepted

```
// Remember this property?
always @(posedge i_clk)
if ((f_past_valid)
        &($past(o_stb))&&($past(i_busy)))
        assert($stable(o_data));
```





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change
➤ Detection

State diagram
Outgoing Data

Formal Verification

Cover

txdata

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

What formal properties might we use here?

Any output value should remain unchanged until accepted

```
// Remember this property?
always @(posedge i_clk)
if ((f_past_valid)
    &($past(o_stb))&&($past(i_busy)))
    assert($stable(o_data));
```

When o\_stb rises, o\_data should reflect the input

```
always @(posedge i_clk)
if ((f_past_valid)&&($rose(o_stb)))
    assert(o_data == $past(i_data));
```

**\$rose**(o\_stb) is shorthand for (o\_stb)&&(!**\$past**(o\_stb))





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change
➤ Detection
txdata

State diagram

Outgoing Data
Formal Verification

-

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

What formal properties might we use here?

Any output value should remain unchanged until accepted

```
// Remember this property?
always @(posedge i_clk)
if ((f_past_valid)
    &($past(o_stb))&&($past(i_busy)))
    assert($stable(o_data));
```

When o\_stb rises, o\_data should reflect the input

```
always @(posedge i_clk)
if ((f_past_valid)&&($rose(o_stb)))
         assert(o_data == $past(i_data));
```

**\$rose**(o\_stb) is shorthand for (o\_stb)&&(!**\$past**(o\_stb))

Can you think of any other properties we might be missing here?



#### Our focus: txdata



Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

This lesson will focus on txdata.v

- We've already built txuart.v
- You should have no problems designing counter.v or chgdetector.v
  - You are encouraged to do so on your own
  - If not, you can find counter.v and chgdetector.v in the course handouts

You should also have a good idea how to start on txdata.v.

- It's not all that different from txuart.v or helloworld.v
- The example in the course handouts is broken



### Our focus: txdata



Lesson Overview Data Transmitter Desired Structure Counter **Change Detection** > txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions Simulation ncurses ncurses

Verilator data

Exercise #2
Exercise #3
Conclusion

Testbench build

Here's the port list(s) we'll design to

- If i\_stb is true, we have a new value to send
- i\_data will then contain that value
- o\_busy means we cannot accept data
- o\_uart\_tx is the serial port output



### Our focus: txdata



Lesson Overview Data Transmitter Desired Structure Counter **Change Detection** > txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions Simulation ncurses

ncurses

Verilator data

Exercise #2
Exercise #3
Conclusion

Testbench build

Here's the port list(s) we'll design to

- tx\_stb requests data be transmitted
- tx\_data is the character to transmit
- tx\_busy means the serial port transmitter is busy and cannot accept data



# State diagram

W

Lesson Overview
Data Transmitter

Desired Structure

Counter

Change Detection

txdata

State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data


Testbench build

Exercise #2

Exercise #3

Conclusion

We can create a state diagram for this state machine too





# State diagram



Lesson Overview

Data Transmitter

Desired Structure

Counter

Change Detection

txdata

State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data


Testbench build

Exercise #2

Exercise #3

Conclusion

We can even annotate this with state ID numbers





# State diagram



Lesson Overview Data Transmitter Desired Structure Counter **Change Detection** txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions Simulation ncurses ncurses Verilator data Testbench build Exercise #2 Exercise #3

Conclusion

The state machine should remind you of helloworld.v

```
always @(posedge i_clk)
if (!o_busy)
begin
        if (i_stb)
        begin
                 state <= 1:
                 tx_stb \ll 1:
        end // else state already == 0
end else if ((tx_stb)&&(!tx_busy))
begin
        state \le state + 1:
        if (state >= 4'hd)
        begin
                 tx_stb \ll 1'b0;
                 state \le 0:
```





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

The outgoing data is just a shift register

#### Question:

Why aren't we conditioning our load on i\_stb as well?





Lesson Overview Data Transmitter Desired Structure Counter Change Detection txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions Simulation ncurses ncurses Verilator data

Testbench build

Exercise #2
Exercise #3
Conclusion

The outgoing data is just a shift register

#### Question:

Why aren't we conditioning our load on i\_stb as well?

Because we don't care what sreg is if !(i\_stb)&&(o\_busy),

so we can eliminate this logic with no effect





Lesson Overview Data Transmitter Desired Structure Counter Change Detection txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions Simulation ncurses ncurses Verilator data Testbench build Exercise #2 Exercise #3

Conclusion

Converting to hex is very straight forward

```
always @(posedge i_clk)
case(sreg[31:28])
4'h0: hex <= "0":
4'h1: hex <= "1";
4'h2: hex <= "2";
4'h3: hex <= "3":
4'h9: hex <= "9";
4'ha: hex <= "a":
4'hb: hex <= "b";
4'hc: hex <= "c":
4'hd: hex <= "d";
4'he: hex <= "e":
4'hf: hex <= "f";
default: begin end
endcase
```





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram
Outgoing Dat

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Put together, here's our transmit byte

```
always @(posedge i_clk)
case(state)
if (!tx_busy)
        case(state)
        4'h1: tx_data \le "0"; // These are the
        4'h2: tx_data <= "x"; // values we'll
        4'h3: tx_data <= hex; // want to output
        4'h4: tx_data <= hex; // at each state
        // ...
        4'h9: tx_data \le hex;
        4'ha: tx_data <= hex;
        4'hb: tx_data \ll " \ r";
        4'hc: tx_data \ll " n";
        default: tx_data <= "Q"; // a bad value</pre>
        endcase
```



### **Simulation**



Lesson Overview
Data Transmitter

Desired Structure

Counter

Change Detection

txdata

State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Let's do simulation after formal verification

- It's easier to get a trace from formal
- Formal methods are often done faster
- □ etc.





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata

State diagram
Outgoing Data
Formal

∨ Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Our design is getting large

- We've already verified txuart.v
- It would be nice not to have to do it again

Let's simplify things instead!

- Let's replace txuart.v with something that might act like it
  - It might or might not act like txuart.v
  - At the solver's discretion
  - Acting like txuart.v must remain a possibility

This is called abstraction





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram
Outgoing Data
Formal
Verification
Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

- (\* anyseq \*) allows the solver to pick the values of serial\_busy and serial\_out
- (\* anyseq \*) values can change from one clock to the next
- They might match what txuart would've done





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram
Outgoing Data
Formal
Verification

Assertions

Cover

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

- (\* anyseq \*) allows the solver to pick the values of serial\_busy and serial\_out
- (\* anyseq \*) values can change from one clock to the next
- They might match what txuart would've done, or they might not





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram
Outgoing Data
Formal
Verification

Assertions

Cover

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

- (\* anyseq \*) allows the solver to pick the values of serial\_busy and serial\_out
- (\* anyseq \*) values can change from one clock to the next
- They might match what txuart would've done, or they might not
- If our design passes in spite of what this abstract txuart does





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram
Outgoing Data
Formal
Verification
Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

- (\* anyseq \*) allows the solver to pick the values of serial\_busy and serial\_out
- (\* anyseq \*) values can change from one clock to the next
- They might match what txuart would've done, or they might not
- If our design passes in spite of what this abstract txuart does, then it will pass if txuart acts like it should



Lesson Overview Data Transmitter Desired Structure Counter Change Detection txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions Simulation ncurses ncurses Verilator data Testbench build Exercise #2 Exercise #3

Conclusion

We'll insist that our abstract UART is busy following any request

```
[1:0] f_minbusy;
reg
initial f_minbusy = 0;
always @(posedge i_clk)
if ((tx_stb)&&(!tx_busy))
        f_{minbusy} \ll 2'b01;
else if (f_minbusy != 2'b00)
        f_minbusy <= f_minbusy + 1'b1;</pre>
always @(*)
if (f_minbusy != 0)
        assume(tx_busy);
```

An assumption make sense, since these (\* anyseq \*) values are acting like inputs to our design





Lesson Overview Data Transmitter Desired Structure Counter Change Detection txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions Simulation ncurses ncurses Verilator data Testbench build Exercise #2 Exercise #3

Conclusion

We'll also insist it doesn't become busy on its own

Now we can build a proof without re-verifying txuart.v!





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram

Outgoing Data
Formal Verification

Formal Verification

Cover
 Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Let's see if this design works:

This would yield a trace with a reset

It works, but it's not very informative





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram
Outgoing Data

Formal Verification

Cover

Assertions Sequence

Concurrent

Assertions

. . . .

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

What if we except the reset?

A trace that yields all zeros is boring

It works, but it's not very informative





Lesson Overview Data Transmitter Desired Structure Counter Change Detection txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

What if we look for  $0x12345678\r\n$ ?

```
reg f_seen_data;
initial f_seen_data = 0;
always @(posedge i_clk)
if (i_reset)
        f seen data <= 1'b0:
else if ((i_stb)&&(!o_busy)
                \&\&(i_data = 32'h12345678))
        f seen data <= 1'b1:
always @(posedge i_clk)
if ((f_past_valid)&&(!$past(i_reset))
                \&\&(f_seen_data))
        cover($fell(o_busy));
```

Check out the trace.





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram
Outgoing Data
Formal Verification
Cover
Assertions
Sequence
Concurrent
Assertions
Simulation

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

What if we look for  $0x12345678\r\n$ ?

```
reg f_seen_data;
initial f_seen_data = 0;
always @(posedge i_clk)
if (i_reset)
        f seen data <= 1'b0:
else if ((i_stb)&&(!o_busy)
                \&\&(i_data = 32'h12345678))
        f seen data <= 1'b1:
always @(posedge i_clk)
if ((f_past_valid)&&(!$past(i_reset))
                \&\&(f_seen_data))
        cover($fell(o_busy));
```

Check out the trace. Does your design work?





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram

Outgoing Data

Formal Verification

Cover
 Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

What if we look for  $0x12345678\r\n$ ?

Caution: It's a snare to use something like f\_seen\_data outside of a cover context

- We aren't doing directed simulation
- The great power of formal is that it applies to all inputs
- We're just picking an interesting input for a trace



#### **Assertions**



Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection

txdata State diagram

Outgoing Data

Formal Verification

Cover

➢ Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Now, what assertions would be appropriate?

- We can assert state is legal
- □ That  $tx\_stb != (state == 0)$
- Can we assert that the first data output is a "0"?
- That the second output is a "1"?

Your turn: what would make the most sense here?



### Sequence



Lesson Overview Data Transmitter Desired Structure Counter Change Detection txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence
 Sequence Concurrent Assertions Simulation ncurses ncurses Verilator data Testbench build Exercise #2 Exercise #3

Conclusion

Yes, we can assert a sequence takes place!

```
[12:0] f_p1reg; // First property
reg
initial f_p1reg = 0;
always @(posedge i_clk)
if (i_reset)
        f_p1reg <= 0;
else if ((i_stb)&&(!o_busy))
begin
        f_p1reg \ll 1;
        assert(f_p1reg == 0);
end else if (!tx_busy)
        f_p1reg <= { f_p1reg[11:0], 1'b0 };
```

 $f_p1reg[x]$  will now be true for stage x of any output sequence



### Sequence

Lesson Overview Data Transmitter Desired Structure Counter Change Detection txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions Simulation ncurses ncurses Verilator data Testbench build Exercise #2 Exercise #3

Conclusion

Now we can make assertions about the different states in our sequence

```
always @(posedge i_clk)
if ((!tx\_busy)||(f\_minbusy == 0))
begin
        // If the serial port is ready for
        // the next character, or while we are
        // waiting for the next character, ...
        if (f_p1reg[0])
                assert((tx_data = "0")
                         &&(state == 1));
        if (f_p1reg[1])
                assert((tx_data == "x")
                         &&(state == 2));
        // etc.
end
```



## **Concurrent Assertions**



Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

> Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Full System Verilog support would make this easier

This defines a sequence where

- (tx\_stb)&&... must be true
- while tx\_busy is true, and then
- until (and including) the clock where tx\_busy is false



## Sequence



Lesson Overview Data Transmitter Desired Structure Counter Change Detection txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent ➢ Assertions Simulation ncurses

ncurses

Verilator data Testbench build

Exercise #2
Exercise #3

Conclusion

Full System Verilog support would make this easier

```
sequence SEND(A,B);
// ....
```

We could then string these sequences together in a **property** that could be asserted

```
assert property (@(posedge i_clk))
    disable iff (i_reset)
    (i_stb)&&(!o_busy)
    |=> SEND(1, "0") // First state
    ##1 SEND(2, "x") // Second, etc
    // ...
```

- $\Box$  A  $\mid =>$  B means if A, then B is asserted true on the next clock
- ##1 here means one clock later



# Sequence



Lesson Overview Data Transmitter Desired Structure Counter Change Detection txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent ➢ Assertions Simulation ncurses ncurses Verilator data Testbench build Exercise #2

Exercise #3
Conclusion

Full System Verilog support would make this easier

```
sequence SEND(A,B);
// ....
```

We could then string these sequences together in a **property** that could be asserted

```
assert property (@(posedge i_clk))
    disable iff (i_reset)
        (i_stb)&&(!o_busy)
        |=> SEND(1, "0") // First state
        ##1 SEND(2, "x") // Second, etc
        // ...
```

SymbiYosys support for sequences requires a license



# Exercise #1



Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection

txdata State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

> Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Your turn!

Take a moment now to . . .

- Create your txdata.v, or
- Download my broken one, and then
- Formally verify it
  - Add such assertions as you deem fit
  - Make sure you get a trace showing it working

Does your design work?



## **Simulation**



Lesson Overview Data Transmitter Desired Structure Counter **Change Detection** txdata State diagram Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Let's move on to simulation

- Let's use the simulator to count key presses
- ncurses + Verilator offers a quick debugging environment
  - Every time a key is pressed, output a new count value
  - We'll use **getch**() to get key presses immediately

You may need to downland and install neurses-dev

- We'll adjust uartsim() to print to the screen
- You can also examine internal register values with Verilator
  - While the design is running

Let's look at how we'd do these things





Lesson Overview
Data Transmitter
Desired Structure
Counter

Change Detection txdata

State diagram
Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

> ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

ncurses is an old-fashioned text library

- It allows us easy access to key press information
- We can write to various locations of the screen
- □ etc.
- The original ZipCPU debugger was written with neurses

We'll only scratch the surface here





Lesson Overview Data Transmitter Desired Structure Counter **Change Detection** txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions Simulation > ncurses ncurses

Verilator data
Testbench build

Exercise #2

Exercise #3
Conclusion

Starting neurses requires some boilerplate

- This initializes the curses environment
- Turns off line handling and echo
- Decodes special keys (like escape) for us
- halfdelay (1) Doesn't wait for keypresses





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata

State diagram
Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

> ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Our inner loop will start by checking for keypresses

```
do {
        done = false;
        tb -> m_core -> i_event = 0;
        // Ket a keypress
        chv = getch();
        if (chv == KEY_ESCAPE)
                 // Exit on escape
                 done = true;
        else if (chv != ERR)
                 // Key was pressed
                 tb -> m_core -> i_event = 1;
        tb->tick();
        (*uart)(tb->m_core->o_uart_tx);
 while(!done);
```





Lesson Overview Data Transmitter Desired Structure Counter Change Detection txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions Simulation ncurses > ncurses Verilator data

Testbench build

Exercise #2
Exercise #3

Conclusion

We can speed this up too:

- $_{\square}$  getch() waits  $1/10^{th}$  of a second for a keypress
  - This is because we called **halfdelay** (1);
- This will run 1000 simulation ticks per getch() call





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram
Outgoing Data
Formal Verification

Assertions

Cover

Sequence

Concurrent

Assertions

Simulation

ncurses

> ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

We can also count given keypresses

We'll print this number out before we are done





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

> ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

We'll also need to replace the putchar() in uartsim.cpp

ncurses requires we use addch()

```
// if character received
if (m_rx_data != '\r')
        addch(m_rx_data);
```

- No flush is necessary, getch() handles that
- '\r' would clear our line, so we keep from printing it





Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram
Outgoing Data
Formal Verification

Assertions

Cover

Sequence

Concurrent

Assertions

Simulation

ncurses

> ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

endwin() ends the ncurses environment

```
endwin();

printf("\n\nSimulation_complete\n");
printf("%4d_key_presses_sent\n", keypresses);
```

This is nice, but

wouldn't you also like a summary of keypresses the design counted?



## Verilator data



Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

∨ Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Verilator maintains your entire design in a C++ object

- With a little work, we can find our variables
- A quick grep through Vthedesign.h reveals ...
- v\_\_DOT\_\_counterv contains our counter's value
  - I use an older version of Verilator
  - Modern versions place this in thedesign\_\_DOT\_\_counterv
  - Supporting both requires a little work
- You can often find other values like this
  - Grep on your variables name
  - Be aware, Verilator will pick which of many names to give a value
  - Output wires may go by the name of their parent's value



### Verilator data

Lesson Overview Data Transmitter Desired Structure Counter **Change Detection** txdata State diagram Outgoing Data Formal Verification Cover Assertions Sequence Concurrent Assertions Simulation ncurses ncurses ➤ Verilator data Testbench build Exercise #2 Exercise #3

Conclusion

This little adjustment will allow us to simplify the reference to our counter

```
#ifdef OLD_VERILATOR
#define VVAR(X) v__DOT_ ## A
#else
#define VVAR(X) thedesign__DOT_ ##A
#endif
#define counterv VVAR(_counterv)
```

- If OLD\_VERILATOR is defined (my old version)
  - counterv evaluates to v\_DOT\_counterv
- Otherwise counterv is replaced by
  - thedesign\_\_DOT\_\_counterv



### Verilator data



Lesson Overview
Data Transmitter

Desired Structure

Counter

Change Detection

 $\mathsf{tx}\mathsf{data}$ 

State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

∨ Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

We can now output our current counter



### Testbench build



Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram

Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Two changes are required to our build script

- If you want to define NEW\_VERILATOR or OLD\_VERILATOR . . .
  - You'll need to do some processing on Verilator's version
  - The vversion.sh file does this, returning either
     -DOLD VERILATOR or -DNEW VERILATOR
  - We can use this output in our g++ command line
  - Alternatively, you can just adjust the file for your version
- We need to reference -lncurses in our Makefile when building our executable



# Exercise #2



Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection

State diagram
Outgoing Data

Formal Verification

Cover

txdata

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion

Your turn!

Build and experiment with the simulation

- Using your txdata.v
- main() is found in thedesign\_tb.cpp in the handouts
- Experiment with . . .
  - Adjusting the number of tb->tick() calls between calls to getch()
  - Does this speed up or slow down your design?
  - Are all of your keypresses recognized?
  - What happens when you press the key while the design is busy?



# Exercise #3



Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata
State diagram
Outgoing Data
Formal Verification
Cover
Assertions
Sequence

Concurrent Assertions

Simulation

Verilator data

Exercise #2

Conclusion

Testbench build

Exercise #3

ncurses

ncurses

Only now is it time to test this in hardware

You'll need to test for button changes

- Does it work?
  - Does it count once per keypress?
  - Does the counter look reasonable?

My implementation experienced several anomalies.

We'll discuss those in the next lesson



## **Conclusion**



Lesson Overview
Data Transmitter
Desired Structure
Counter
Change Detection
txdata

State diagram
Outgoing Data

Formal Verification

Cover

Assertions

Sequence

Concurrent

Assertions

Simulation

ncurses

ncurses

Verilator data

Testbench build

Exercise #2

Exercise #3

Conclusion
 Conclusion

What did we learn this lesson?

- How to formally verify a part of a design, and not just the leaf modules
- Creating interesting traces with cover
- Subtle timing differences can be annoying
- How to use Verilator with neurses
- Extracting an internal design value from within a Verilator simulation

We learned how to get information back out from within the hardware

 We'll discuss the hazards of asynchronous inputs more in the next lesson