


1. Wires

Gisselquist Technology, LLC

Daniel E. Gisselquist, Ph.D.





#### **Lesson Overview**



- Lesson Overview
- First design
- Schematic
- Constraints
- Build the design
- First Success!
- Simulation
- Verilator Driver
- **Bus Signals**
- **Internal Signals**
- Schematic
- Circular Logic
- Sim Result
- Examples
- Examples

- What is a wire?
- What can I do with it?
- How do I build a design?

#### Objectives

- To get an initial, basic familiarization with combinational logic
- To learn how to run the tools to build a design
- To get an initial design running on an FPGA board





Lesson Overview

First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

Examples

```
module thruwire(i_sw, o_led);
    input    wire    i_sw;
    output wire    o_led;

assign o_led = i_sw;
endmodule
```





Lesson Overview

First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

Examples

```
input wire i_sw;
output wire o_led;

assign o_led = i_sw;
endmodule
```

- Verilog files contain modules
- This module is named thruwire
- While Verilog allows more than one module per file,
   I recommend only one module per file.





Lesson Overview

First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

Examples

```
module thruwire(i_sw, o_led);
    input    wire    i_sw;
    output wire    o_led;

assign o_led = i_sw;
endmodule
```

- The module keyword marks the beginning
- endmodule marks the end of the module





Examples

```
module thruwire(i_sw, o_led);
input wire i_sw;
output wire o_led;

assign o_led = i_sw;
endmodule
```

- This module declare two ports, i\_sw and o\_led
- The first is declared to be an **input**
- The second an output
- Both are wire's, but we'll get to that later





Lesson Overview

First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

Examples

Let's build a simple Verilog design

```
module thruwire(i_sw, o_led);
    input wire i_sw;
    output wire o_led;

assign o_led = i_sw;
endmodule
```

 Our one piece of logic sets o\_led to be the same as i\_sw





Lesson Overview

→ First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

Examples

Let's build a simple Verilog design

```
module thruwire(i_sw, o_led);
    input wire i_sw;
    output wire o_led;

assign o_led = i_sw;
endmodule
```

FPGA's are commonly used as:

- Traffic cops
   A programmable/adjustable wire fabric
- Voltage level shifters
- This logic would be appropriate for each
- It generates a simple "wire" through the chip




### **Schematic**



Examples Examples

Here's what a schematic of this design would look like



All from this assign statemnt

```
assign o_led = i_sw;
```



### **PCF** File



Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result

Examples

Examples

If you are using nextpnr, you'll need to create a PCF file

```
set_io i_sw P13
set_io o_led C8
```

- Maps top-level ports to pins
- You'll find P13 and C8 on the schematic
  - Find the FPGA pins connected to the switch
  - ...and the LED output
  - If your design has no switches, you can use buttons for now

Buttons have nasty consequences, but we'll get to that later



### **UCF** File



Examples

If you are using ISE, you'll need to create a UCF file

```
NET "i_sw" LOC = "P9" | IOSTANDARD = LVCMOS33;
NET "o_led" LOC = "N3" | IOSTANDARD = LVCMOS33;
```

- This would be for the older Xilinx FPGA's
- Make sure you actually look up the correct pins
- P13 for one board might be something else on another
   On this board, the switch is on pin P9
- Most development boards use the 3.3V LVCMOS standard
   You should know if your board is different



### **XDC** File



Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples
Examples

If you are using Vivado, you'll need to create a UCF file

- This would be for the newer Xilinx FPGA's
- Usually, the vendor will provide a "master XDC" file
- From there, you should be able to
  - Rename the ports to i\_sw and o\_led
  - Comment out every other I/O port



# Build the design



Lesson Overview
First design
Schematic
Constraints

→ Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result

Examples Examples

For an iCE40 design, this will look like:

You'll need to do this for every project—get used to this flow.

A makefile can drastically simplify this process

You should now have a file thruwire.bin that you can load onto your board.

If you aren't using an iCE40, follow your chip vendor's instructions



### First Success!

Lesson Overview
First design
Schematic
Constraints
Build the design

➤ First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

Examples

Follow your board vendor's instructions for loading this file onto your board.

Notice now that every time you flip the switch, the LED responds



### First Success!

Lesson Overview
First design
Schematic
Constraints
Build the design

→ First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

Examples

Follow your board vendor's instructions for loading this file onto your board.

Notice now that every time you flip the switch, the LED responds Yaaaayyyyyy!!! Your first FPGA design.



### **Simulation**



Because

Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!

➤ Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

Examples

Simul	ation	is	an	important	part	of	design
Simi	ulatio	n			Hard	wa	re

Simulation	Hardware				
Can trace all signals	Can only see some signals				
Extended tests cost GB	Extended tests are simple				
Easy to debug	Hard to debug				
hardware is so hard to debug simulation is vital					

hardware is so hard to debug, simulation is vital

A successful complex project... requires simulation!



#### **Verilator**



Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!

Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

Examples

Let's now build our design using Verilator

```
% verilator -Wall -cc thruwire.v
% cd obj_dir/
% make -k Vthruwire.mk
```

- Verilator compiles Verilog into C++ placed into obj\_dir/
- ${\scriptscriptstyle \square}$  The make command then builds this converted C++ file into a shared object file we can now use





Examples





Examples

```
int main(int argc, char **argv) {
    // Call commandArgs first!
    Verilated::commandArgs(argc, argv);

    // Create our design
    Vthruwire *tb = new Vthruwire;
}
```





Examples

```
int main(int argc, char **argv) {
        // ...
        // Now run the design thru 20 timesteps
         for(int k=0; k<20; k++) {
             // We'll set the switch input
             // to the LSB of our counter
             tb \rightarrow i_s w = k \& 1;
             tb->eval();
```





Examples

```
int main(int argc, char **argv) {
           // ...
           for (int k=0; k<20; k++) {
                 // ...
                 // LSB of our counter
                 tb \rightarrow i_s w = k \& 1;
                 tb->eval();
                 // Now let's print our results
                 printf("k_{\sqcup}=_{\sqcup}%2d,_{\sqcup}", k);
                 printf("sw_{\sqcup} = _{\sqcup} %d,_{\sqcup}", tb - > i_{\_}sw);
                 printf("led_{\square}=_{\square}%d\n", tb->o_led);
           }
```



# **Building it all**



Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

Examples

Last step, let's put it all together:

```
% g++ -I /usr/share/verilator/include
% /usr/share/verilator/include/verilated.cpp \
% obj_dir/Vthruwire__ALL.a
% thruwire.cpp -o thruwire
```

Wow, that's pretty complicated.

You should have a Makefile in your ex-01-thruwire directory with both the code and the build instructions.

```
% cd ex-01-thruwire/
% make
# (Make output skipped for brevity)
%
```



### **Simulation**



Examples

Examples

We can now run our simulator!

```
% thruwire
    0, sw = 0, led = 0
k = 1, sw = 1, led = 1
k = 2, sw = 0, led = 0
k = 3, sw = 1, led = 1
k = 4, sw = 0, led = 0
k = 5, sw = 1, led = 1
k = 6, sw = 0, led = 0
k = 7, sw = 1, led = 1
k = 8, sw = 0, led = 0
 = 9, sw = 1, led = 1
  .... (Lines skipped for brevity)
```



# **Bus Signals**

Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result

Examples Examples

That was one single wire. We can also declare values consisting of many bits.

```
input wire [8:0] i_sw;
output wire [8:0] i_o_led;
```

#### This defines

- □ i\_sw to be 9-input wires, and
- o\_led to be 9-output wires



# **Internal Signals**



Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals

Schematic

Circular Logic Sim Result Examples Examples You can also declare and work with internal wires

```
wire [8:0] w_internal;
```

These wires can now be used in logic

```
assign w_internal = 9'h87;
assign o_led = i_sw ^ w_internal;
```



### Literals



Lesson Overview

First design

Schematic

Constraints

Build the design

First Success!

Simulation

Verilator Driver

**Bus Signals** 

Schematic

Circular Logic

Sim Result

Examples

Examples

A Verilog literal is defined as

- A width
- An apostrophe
- A numeric type: h, d, o, b, sd
- The value: a series of digits, possibly containing underscores

Examples include:

1'b0 1'b1 2'b01 4'b0101 4'h5 -7'sd124 32'hdead\_beef



## **Operators**



Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals

➤ Internal Signals
Schematic
Circular Logic
Sim Result
Examples

Examples

#### The Verilog language supports the following operators

+	Addition	_	Subtraction	
<<	Left Shift	>>	Right shift	
_	Unary negation	?:	Tertiary operator	
~	Bit-wise negation	^	Bit-wise XOR	
	Bitwise OR	&	Bitwise AND	
	Logical OR	&&	Logical and	
!	Logical negation	>>>	Arithmetic right shift	
==	Equality	! =	Inequality	
<, <=	Less than (Equal)	>, >=	Greater than (Equal)	
Limited, use with care		Avoid within logic		
*	Multiplication	/	Division	
		%	Remainder	

- Some FPGA's support native multiplication
- None support a single clock divide



### **Schematic**



Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals


▷ Schematic
Circular Logic
Sim Result
Examples

Examples

#### From this code:

```
assign w_internal = 9'h87;
assign o_led = i_sw ^ w_internal;
```

Get this internal structure:






# Circular Logic



Examples

#### Avoid circular logic!



#### Example:

```
assign o_led = i_sw + o_led;
```

- This doesn't work in hardware like it did in Software
- This is roughly equivalent to creating a short circuit
- Most tools will fail to build such designs



## **Updated Driver**



Examples

Let's update our driver for this wire bus design

```
int main(int argc, char **argv) {
          // ...
           for (int k=0; k<20; k++) {
                // ...
                // Bottom 9 bits of counter
                tb \rightarrow i_s w = k \& 1 ff;
                tb->eval();
                // Now let's print our results
                printf("k_{\sqcup}=_{\sqcup}%2d,_{\sqcup}", k);
                printf("sw_{\perp} = \ \%3x, \ \ '', tb \rightarrow i_s 
                printf("led_{\square}=_{\square}%3x\n", tb->o_led);
```



### Sim Result

```
W
```

```
Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples
```

Examples

```
./maskbus
                              87
      0,
         sw =
                     led
     1,
                      led
                              86
         sw =
      2,
                     led
                              85
         sw =
                  3,
      3,
                              84
                     led
         sw =
                  4,
                     led
                              83
      4,
         sw =
      5,
                  5,
                              82
                     led
         sw =
                  6,
                              81
      6,
         sw =
                     led
      7,
                  7,
                              80
                     led
         sw =
                  8,
                              8f
k
      8,
                     led
         sw =
k
                  9,
                     led
                              8 e
         sw =
  .... (Lines skipped for brevity)
```





Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result


▶ Examples

Examples

What can you do with wires and wire logic? Example: Multiplexer

```
input wire    i_a, i_b, i_sel;
output wire    o_out;

assign o_out = (i_sel) ? i_a : i_b;
```







Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

What can you do with wires and wire logic? Example: Multiplexer

```
input wire    i_a, i_b, i_sel;
output wire    o_out;

assign o_out = (i_sel) ? i_a : i_b;
```

- This is a good example of the tertiary operator
- Interested in making a connection to one of two serial ports?
- How about connecting one of two bus masters to an interconnect?
   We'll get to this later.






Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result

Examples

What can you do with wires and wire logic? Example: Parity check







Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

What can you do with wires and wire logic? Example: Parity check

This form of XOR is a reduction operator

- It XORs all the word's bits together
- extstyle ext





Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

What can you do with wires and wire logic? Example: Interrupt detector

```
input wire [7:0] i_irq_source;
output wire o_irq;

assign o_irq = |i_irq_source;
```

- i\_irq\_source contains eight interrupt sources
- o\_irq is true if any interrupt source is true





Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

What can you do with wires and wire logic? Example: CPU stall determination

```
assign \quad dcd_stall = (dcd_valid)\&\&(op_stall);
```

From the ZipCPU, the decode stage must stall if

- It has produced a valid result, and
- The next stage, read operands, is stalled for some reason Read operands might be stalled if the ALU is stalled
   These stalls can back up through the CPU



Lesson Overview
First design
Schematic
Constraints
Build the design
First Success!
Simulation
Verilator Driver
Bus Signals
Internal Signals
Schematic
Circular Logic
Sim Result
Examples

What can you do with wires and wire logic?

Example: Determining if there's a phase error in a phase lock loop

```
assign phase_err = (output_phase != input_phase);
```

In this case, the loop will adjust if there are any errors