


5. Serial Port Transmitter

Gisselquist Technology, LLC

Daniel E. Gisselquist, Ph.D.





#### **Lesson Overview**



Lesson Overview
Serial Protocol
Implementation

Submodules

Top Level

Philosophy

Simulation

Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

Let's see if we can do Hello World

- If you can do the LED sequencer, you can do this project
- We'll be building a two module design
- And some awesome simulation capability

#### **Objectives**

- Be able to transmit Hello World!
- Clean up our Verilator work
- Simulate a serial port receiver





Lesson Overview

➤ Serial Protocol
Implementation
Submodules

Top Level

Philosophy Simulation

Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1


Hello World

Exercise #2

Hardware!

Conclusion

Let's transmit a character



A serial transmission . . .





Lesson Overview

➤ Serial Protocol
Implementation
Submodules

Top Level

Philosophy

Simulation

Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1


Hello World

Exercise #2

Hardware!

Conclusion

Let's transmit a character



A serial transmission . . .

Idles high





Lesson Overview

Serial Protocol

Implementation

Submodules

Top Level

Philosophy

Simulation

Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1


Hello World

Exercise #2

Hardware!

Conclusion

Let's transmit a character



A serial transmission . . .

- Idles high
- Begins with a start bit (low)





Lesson Overview

Serial Protocol

Implementation

Submodules

Top Level

TOP Leve

Philosophy

 ${\sf Simulation}$ 

Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1


Hello World

Exercise #2

Hardware!

Conclusion

Let's transmit a character



A serial transmission . . .

- Idles high
- Begins with a start bit (low), ends with a stop bit (high)





Lesson Overview

Serial Protocol
Implementation
Submodules

Top Level

Philosophy

Simulation

Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1


Hello World

Exercise #2

Hardware!

Conclusion

Let's transmit a character



A serial transmission . . .

- Idles high
- Begins with a start bit (low), ends with a stop bit (high)
- Sends a byte of data, LSB first

Do this, and you will have a serial port transmitter





Lesson Overview

Serial Protocol
Implementation
Submodules
Top Level
Philosophy

Main simulation file

 ${\sf Cosimulation}$ 

Simulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1


Hello World

Exercise #2

Hardware!

Conclusion

Let's add state ID's to this diagram



This will work for now

- Ten states to our state machine
- We'll still need to slow it down later



### State Variable



Hello World

Exercise #2

Hardware! Conclusion We can set o\_busy together with our state

```
initial \{ o_busy, state \} = \{ 1'b0, IDLE \};
always @(posedge i_clk)
if ((i_wr)\&\&(!o_busy))
        // Start a new byte
         { o_busy, state } <= { 1'b1, START };
else if (state == IDLE)
         // Stay in IDLE
         \{ \text{ o\_busy, state } \} <= \{ \text{ 1'b0, IDLE } \};
else if (state < LAST)</pre>
begin
         o_busy <= 1'b1;
         state \le state + 1:
end else // Return to IDLE
         \{ o\_busy, state \} <= \{ 1'b1, IDLE \};
```

Is this a Mealy or a Moore FSM?



# **Outgoing Data**



Lesson Overview Serial Protocol Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2

Hardware! Conclusion The outgoing data is just a shift register

```
initial lcl_data = 8'hff;
always @(posedge i_clk)
if ((i_wr)\&\&(!o_busy))
        // Load the register
        // Start outputting a zero
        lcl_data <= { i_data, 1'b0 };</pre>
else
        // Shift right for more data
        // Shift 1'b1 in from the left
        lcl_data <= { 1'b1, lcl_data };</pre>
assign o_uart_tx = lcl_data[0];
```

The output depends upon state only



# **Outgoing Data**



Lesson Overview Serial Protocol Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2

Hardware! Conclusion The outgoing data is just a shift register

```
initial lcl_data = 8'hff;
always @(posedge i_clk)
if ((i_wr)\&\&(!o_busy))
        // Load the register
        // Start outputting a zero
        lcl_data <= { i_data, 1'b0 };</pre>
else
        // Shift right for more data
        // Shift 1'b1 in from the left
        lcl_data <= { 1'b1, lcl_data };</pre>
assign o_uart_tx = lcl_data[0];
```

The output depends upon state only

 $exttt{ iny } This is a Moore FSM$ 



### Clock divider



Hello World

Exercise #2

Hardware! Conclusion All that remains is an integer clock divider!

- We'll adjust our logic above to only change on baud\_stb
- $\neg$  ...or (if idle) on (i\_wr)&&(!o\_busy)

Is counter a state variable?



### Clock divider



Exercise #2

Hardware! Conclusion All that remains is an integer clock divider!

- We'll adjust our logic above to only change on baud\_stb
- $\neg$  ...or (if idle) on (i\_wr)&&(!o\_busy)

Is counter a state variable? Yes, even if it isn't so named



## **A Common Mistake**



Lesson Overview Serial Protocol

Submodules

Top Level

Philosophy

Simulation

Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

All that remains is an integer clock divider!

- We'll adjust our logic above to only change on baud\_stb
- ...or (if idle) on (i\_wr)&&(!o\_busy)

A common mistake is to condition the first transition on more than (i\_wr)&&(!o\_busy)

- This risks another condition taking priority over (i\_wr)&&(!o\_busy)
- Result is that the transmitter doesn't notice the transmit request
- This mistake can usually be caught using formal methods.



# **A** Component

Lesson Overview

Serial Protocol

Submodules

Top Level

Philosophy

Simulation

Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract


Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion



- i\_wr requests a character (i\_data) be transmitted
- Whenever o\_busy is true, i\_wr is ignored
- i\_data is queued for transmission when (i\_wr && !o\_busy)

# G A Component

Lesson Overview

Serial Protocol

Submodules

Top Level

Philosophy

Simulation

Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract


Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion



A good serial port

- Can be used again and again
- From one design to the next



### **Submodules**

Lesson Overview
Serial Protocol
Implementation

→ Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
Formal Verification

Verifying txuart Formal Contract

Exercise #1

Hello World Exercise #2

Hardware!

Conclusion

helloworld.v

i clk

Internal logic feeds the serial port with "Hello, World! \r\n" o busy

helloworld.v

Serial port transmitter transmitter txuart.v

Just like a printed circuit board (PCB)

- Logic from one component can be used within another
- Akin to placing multiple chips on a PCB
- Each module is typically called a core
- It's possible to have multiple copies of the same module
- You can also place cores within cores within cores, etc.



#### Modules



Exercise #2

Hardware! Conclusion Two methods to use one module within another

1. Pass by ordered-list

- Ports must be given in order, and cannot be skipped
- The name of your new module, mytxuart must be unique within its context
- Inputs to the module can come from either wires or registers
- Outputs from the module must be placed into wires
- Optionally, parameters within the module can be overridden

These are found in the #(...) block Like the portlist, these can be done in matching order



#### **Modules**



Lesson Overview
Serial Protocol
Implementation

➤ Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
Formal Verification
Verifying txuart
Formal Contract
Exercise #1
Hello World

Exercise #2

Hardware!

Conclusion

Two methods to use one module within another

- 1. Pass by port-order
- 2. Pass by port name

- Ports and parameters may now be in any order
- They may also (optionally) be skipped
- You cannot mix calling conventions
  - Either pass by port-order, or pass by port-name
  - Never both



### **Top Level**



Lesson Overview Serial Protocol **Implementation** Submodules Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2

Hardware! Conclusion We'll need a message.

```
always @(posedge i_clk)
case(tx_index)
4'h0: tx_data \le "H"; // Could also use a memory
4'h1: tx_data <= "e"; // here
4'h2: tx_data <= "|";
4'h3: tx_data <= "I"; // Because this case is so
4'h4: tx_data <= "o"; // small, it is equivalent
4'h5: tx_data <= ","; // to a memory
4'h6: tx_data <= "_";
4'h7: tx_data <= "W";
4'h8: tx_data <= "o";
// ...
4'he: tx_msg \ll "\ r";
4'hf: tx_msg \ll "\n";
endcase
```



#### Hello World



Lesson Overview Serial Protocol **Implementation** Submodules Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

If we want our serial port to run Hello World, ...

it needs a driver, helloworld.v

We'll need to restart this periodically



#### Hello World



Lesson Overview Serial Protocol **Implementation** Submodules Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2

Hardware! Conclusion If we want our serial port to run Hello World

- it needs a driver, helloworld.v
- It needs to be periodically restarted

```
// Integer clock divider
initial hz_counter = 28'h16;
always @(posedge i_clk)
if (counter = 0)
        hz_counter <= CLOCK_RATE_HZ - 1'b1;
else
        hz_counter <= hz_counter - 1'b1;
// And the once / sec restart signal
initial tx_restart = 0;
always @(posedge i_clk)
        tx_restart <= (hz_counter == 1);</pre>
```



# **Philosophy**



Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
➤ Philosophy

Simulation
Main simulation file
Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

Most HDL/FPGA courses stop here

- You have no way of knowing if you did it right other than hardware test
- You can only debug using LED's
- When it doesn't work, you'll never know why not
- They don't teach you to use
  - Simulation, or
  - Formal methods to find latent bugs in your design

The result is a lesson in frustration, rather than a celebration of success



# **Philosophy**



Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level

▶ Philosophy

Simulation Main simulation file Cosimulation

Make Foo Formal Verification

Verifying txuart Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

Most HDL/FPGA courses stop here

- You have no way of knowing if you did it right other than hardware test
- You can only debug using LED's
- When it doesn't work, you'll never know why not
- They don't teach you to use
  - Simulation, or
  - Formal methods to find latent bugs in your design

The result is a lesson in frustration, rather than a celebration of success

We can do better!



# **Philosophy**



Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level

→ Philosophy

Simulation
Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

Most HDL/FPGA courses stop here. We'll keep going.

- Let us continue, and learn how
  - 1. Simulate, then
  - 2. Formally verify

this design



### **Simulation**



Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2

Hardware!

Conclusion

Our simulation is getting so big it is becoming annoying

- On every tick, we need to keep track of
  - Current time (i.e. the number of clock ticks so far)
  - The pointer to the Verilated Verilog code
  - The pointer to our C++ trace object
- This means we either
  - Pass lots of pointers around
  - Keep multiple global variables
  - Use a C++ class that keeps variables with the methods that use them

Solution: a reusable Verilator template class!





Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

Most of this task is just rearranging our simulation code

```
template < class VA> class TESTB {
public:
        VA
                         *m_core;
        VerilatedVcdC
                         *m_trace;
        uint64 t
                         *m_tickcount;
        TESTB(void) : m_trace(NULL),
                       m_tickcount(01) {
                 m_core = new VA;
                 Verilated::traceEverOn(true);
                 m_core -> i_clk = 0;
                 eval();
```





Lesson Overview Serial Protocol Implementation Submodules

Top Level Philosophy

➢ Simulation

Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

Most of this task is just rearranging our simulation code

```
template < class VA> class TESTB {
public:
        VA
                         *m_core;
        VerilatedVcdC
                         *m_trace;
        uint64 t
                         *m_tickcount;
        TESTB(void) : m_trace(NULL),
                       m_tickcount(01) {
                 m_core = new VA;
                 Verilated::traceEverOn(true);
                 m_core -> i_clk = 0;
                 eval();
```

Use a template class to only do this once





Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

Most of this task is just rearranging our simulation code

```
template < class VA> class TESTB {
public :
        VA
                         *m_core;
        VerilatedVcdC
                         *m_trace;
        uint64_t
                          *m_tickcount
        TESTB(void) : m_trace(NULL),
                       m_tickcount(01) {
                 m_core = new VA;
                 Verilated::traceEverOn(true);
                 m_core -> i_clk = 0;
                 eval();
```

Put our three trace variables here





Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

Most of this task is just rearranging our simulation code

```
template < class VA> class TESTB {
public:
        VA
                         *m_core;
        VerilatedVcdC
                         *m_trace;
        uint64_t
                         *m_tickcount;
        TESTB(void) : m_trace(NULL),
                       m_tickcount(01) {
                 m_core = new VA;
                 Verilated::traceEverOn(true);
                 m_core -> i_clk = 0;
                 eval();
```

Initialize these values in the constructor





Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy ➢ Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

That's the constructor, here's the destructor

```
// ...
virtual ~TESTB(void) {
        closetrace();
        delete m_core;
        m_core = NULL;
}
// ...
```





Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

Create a trace. Should look familiar.

```
// ...
virtual
       void opentrace(const char *vcdname) {
        // Open a VCD file
        m_trace = new VerilatedVcdC;
        m_core -> trace (m_trace, 99);
        m_trace ->open(vcdname);
}
virtual void closetrace(void) {
        // Close the already opened VCD file
        m_trace -> close();
        delete m_trace;
        m_trace = NULL;
```



Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

Finally, our operations. These haven't fundamentally changed

```
// ...
virtual void eval(void) {
        m_core->eval();
virtual void tick(void) {
        // ...
        // This is the same as what we
        // introduced in our last
        // lesson ...
```

See past lessons, and the current project file(s) for more detail here.



### Main simulation file

 $\sqrt{V}$ 

Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

```
#include <Vhelloworld.h> // our top level
#include "uartsim.h" // A co-simulator
// ...
int main(int argc, char **argv) {
        Verilated::commandArgs(argc, argv);
        TESTB< Vhelloworld > *tb
                 = new TESTB<Vhelloworld>;
                         *uart // cosim object
        UARTSIM
                 = new UARTSIM();
        // ...
        for(int clocks=0;
                     clocks < 16*32*baudclocks;</pre>
                     clocks++) {
                 tb->tick();
                 (*uart)(tb.o_uart_tx);
        }
```



### Main simulation file

```
W
```

```
Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
    Main simulation
Cosimulation
Make Foo
Formal Verification
Verifying txuart
Formal Contract
Exercise #1
Hello World
Exercise #2
Hardware!
```

Conclusion

The secret key to success lies in the **UARTSIM** co-simulator



### What is cosimulation?

Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file

Cosimulation

Make Foo Formal Verification Verifying txuart

Formal Contract


Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion



A cosimulator is a separate simulation

- Simulates the hardware components we are connected to
- In this case, the serial port
- $\Box$  Can use C++ **assert** () statements liberally





Lesson Overview Serial Protocol Implementation Submodules Top Level

Philosophy Simulation

Main simulation file

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

Our co-simulation will need to decode this serial signal

 $O_uart_tx \qquad \qquad \boxed{ d[0] \ d[1] \ d[2] \ d[3] \ d[4] \ d[5] \ d[6] \ d[7] }$ 





Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy

Simulation
Main simulation file

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

Our co-simulation will need to decode this serial signal

- Detect the start bit
  - This determines the timing of everything to follow





Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy

Main simulation file

Make Foo

Simulation

Formal Verification

Verifying txuart

Formal Contract

Exercise #1


Hello World

Exercise #2

Hardware!

Conclusion

Our co-simulation will need to decode this serial signal



- Detect the start bit
  - This determines the timing of everything to follow
- 2. Wait a baud and a half
  - Centers our sample mid baud-interval





Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file

Cosimulation
 Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1


Hello World

Exercise #2

Hardware!

Conclusion

Our co-simulation will need to decode this serial signal



- Detect the start bit
  - This determines the timing of everything to follow
- Wait a baud and a half
  - Centers our sample mid baud-interval
- Sample each remaining data bit mid-baud
  - Known baud rate determines the separation



Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation
 Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware! Conclusion

The first step is to make certain the cosimulator and design share the same baud rate

First, adjust the design

```
helloworld(i_clk,
module
'ifdef
        VERILATOR.
                o_setup,
'endif
                o_uart_tx);
                         INITIAL_UART_SETUP
        parameter
                = (CLOCK_RATE_HZ/BAUD_RATE);
'ifdef
        VERILATOR.
               wire [31:0] o_setup;
        output
        assign o_setup = INITIAL_UART_SETUP;
endif
```



Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file Cosimulation
 Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

The first step is to make certain the cosimulator and design share the same baud rate

- First, adjust the design
- $\Box$  Then read the value from C++

```
int main(int argc, char **argv) {
    // ...
    unsigned baudclocks;

baudclocks = tb->m_core->o_setup;
    uart->setup(baudclocks);
    // ...
}
```

Now the cosimulator and design share the same baud rate





Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation
 Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

All the co-sim work is done on a clock tick

```
UARTSIM::operator()(const int i_tx) {
int
    m_last_tx = i_tx;
    if (m_rx_state == RXIDLE) {
        // Detect start bit
        if (!i_tx) {
            m_rx_state = RXDATA;
            // Wait a baud and a half
            m_rx_baudcounter = m_baud_counts
                + m_baud_counts/2-1;
            m_rx_bits
                         = 0; // bit counter
                         = 0; // a shift reg
            m_rx_data
    // continued ...
```





Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file Cosimulation
 Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

```
// ... continued
} else if (m_rx_baudcounter <= 0) {</pre>
    // Middle of a data bit interval
    if (m_rx_bits >= 8) {
        // Last data bit: post the result
        m_rx_state = RXIDLE;
        putchar(m_rx_data);
        fflush(stdout);
    } else {
        m_rx_bits++;
        m_rx_data = ((i_tx \& 1)?0x80:0)
                     | (m_rx_data >>1);
    } // Restart the baud counter
    m_rx_baudcounter = m_baud_counts-1;
} else // Wait for next mid-bit interval
    m_rx_baudcounter --;
```





Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

When command lines get complicated, I turn to make

A makefile consists of a list of targets, dependencies, and instructions

```
target: dependency files
    # Instructions for creating the target
    touch target # Just one example
```

- Now, if any of the dependency files change, make will rebuild the target
- Make will also now rebuild all targets depending upon this one





Formal Contract

Exercise #1
Hello World
Exercise #2
Hardware!
Conclusion

You can set a Makefile variable

TOPMOD := helloworld

and then reference it later

(VERIFIL) := (TOPMOD).v

If we do this right,

Our Makefile logic can be reused





Exercise #2
Hardware!
Conclusion

#### Example of re-use

```
TOPMOD := helloworld
VLOGFIL:= $(TOPMOD).v # Our Verilog file
VCDFILE:= $(TOPMOD).vcd # Our VCD trace file
SIMPROG:= $(TOPMOD)_tb # Simulation executable
SIMFILE:= $(SIMPROG).cpp # Simulation top lvl
```

Now redefining \$(TOPMOD) will change this Makefile from one purpose/project to another





Verifying txuart Formal Contract

Exercise #1
Hello World
Exercise #2
Hardware!
Conclusion

With -Wall, Verilator will fail on a warning

- It will leave its build products behind
- A second make will finish building the erroneous code
- The .DELETE\_ON\_ERROR: makefile target prevents this

#### . DELETE\_ON\_ERROR:





Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2

Hardware!

Verilator will build dependency files for you with -MMD

We can include these into our Makefile with

```
DEPS := $(wildcard obj_dir/*.d)
ifneq ($(DEPS),)
include $(DEPS)
endif
```

- Now, if txuart.v changes, make will call Verilator again
- This keeps us from needing to list all the Verilog files in the Makefile



### Make Clean



Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2

Hardware!

Conclusion

We can create a special "clean" target

To remove all build products

#### clean:

 clean isn't really a file, but a target that should always be built upon request

```
.PHONY: clean
```

This will tell make to ignore any file named "clean" that might be in your directory



### Make Clean



Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

We can create a special "clean" target

To remove all build products

```
clean:
rm -rf obj_dir/ helloworld_tb
```

- This will fail if we delete our Verilator dependency files
- Simple fix:

```
ifneq ($(MAKECMDGOALS), clean)
ifneq ($(DEPS),)
include $(DEPS)
endif
endif
```



### **Simulation**



Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2

Hardware!

Conclusion

#### Try running the simulation now

```
% ./helloworld_tb
Hello, World!
Simulation complete
%
```

#### Things to note:

- Simulation is slow
  - 8,680 clocks required to simulate each character
- The VCD file is large (14M)
  - This is actually quite small relatively
  - Simulations can take up 50GB or more
  - Keep an eye on disk space usage



### **Formal Verification**



Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation

Make Foo
Formal

➤ Verification

Verifying txuart

Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

The entire design needs to be simplified

- Split into two separate proofs
  - TX UART itself
  - The Hello World wrapper
- When verifying the Hello World wrapper
  - Can't keep the assumptions of the TX UART!
  - If we define TXUART only for txuart.v...
  - We can create a macro redefining assume
  - ...and turning it into an assert for helloworld.v

```
'ifdef TXUART
'define ASSUME assume
'else
'define ASSUME assert
'endif
```



## **Formal Verification**



Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation

Main simulation file

Cosimulation

Make Foo Formal

∨ Verification

Verifying txuart

Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

The entire design needs to be simplified

- Split into two separate proofs
- When verifying the Hello World wrapper
  - Need to define TXUART now
  - Requires adjusting our SymbiYosys script

```
[script]
read -DTXUART -formal txuart.v
prep -top txuart
```

- The —DTXUART defines the TXUART macro
- The rest is the same as before



# Verifying txuart



Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
Formal Verification

Verifying txuart
Formal Contract

Exercise #1

Hello World Exercise #2 Hardware! Conclusion Some useful properties:

Input requests should remain constant until they are serviced

```
always @(poseddge i_clk)
if ((f_past_valid)
          &&($past(i_wr))&&($past(o_busy)))
begin
          'ASSUME(i_wr == $past(i_wr));
          'ASSUME(i_data == $past(i_data));
end
```



## Verifying txuart



Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification ▶ Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

#### Some useful properties:

Baud counter should always be less than CLOCKS\_PER\_BAUD.

```
always @(*)
assert(counter < CLOCKS_PER_BAUD);</pre>
```

If the baud counter is nonzero, it should be counting down

```
always @(posedge i_clk)
if ((f_past_valid)&&($past(counter)!=0))
    assert(counter == $past(counter - 1'b1));
```



# Verifying txuart



Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification ▶ Verifying txuart Formal Contract Exercise #1 Hello World Exercise #2

Hardware! Conclusion Some useful properties:

If the counter is non-zero, the busy output should be true

```
always @(*)
if (counter > 0)
    assert(o_busy);
```

These assertions are all good and nice, but . . .

They do nothing to assure me that this design even works



## **Formal Contract**



Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation

Main simulation file Cosimulation

Make Foo

Formal Verification

Verifying txuart

➤ Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

Any set of formal properties should include a contract

- Describes the required black-box behavior
- Describes how the core will be seen by the world
- Depends primarily on the outputs
- Shouldn't need to change if the underlying implementation changes

This is in addition to any assertions about local register values



## **Formal Contract**



Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart ➤ Formal Contract Exercise #1 Hello World Exercise #2

Hardware! Conclusion

#### Our contract:

```
always @(posedge i_clk)
if ((i_wr)&&(!o_busy))
        fv data <= i data:
always @(posedge i_clk)
case(state)
           assert(o_uart_tx);
IDLE:
           assert(o_uart_tx == 1'b0);
START:
           assert(o_uart_tx == fv_data[0]);
BIT_ZERO:
           assert(o_uart_tx == fv_data[1]);
BIT_ONE:
           assert(o_uart_tx == fv_data[2]);
BIT_TWO:
           assert(o_uart_tx = fv_data[3]);
BIT_THREE:
           assert(o_uart_tx = fv_data[4]);
BIT FOUR:
           assert(o_uart_tx = fv_data[5]);
BIT_FIVE:
           assert(o_uart_tx = fv_data[6]);
BIT_SIX:
BIT_SEVEN: assert(o_uart_tx = fv_data[7]);
default: assert(0); // Should never be here
```



# Running SymbiYosys



Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart > Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

% sby -f txuart.sby

```
8:03:12 [txuart] engine 0.induction: ##
                                              0:00:00
                                                      Temporal induction faile
SBY 8:03:12 [txuart] engine 0.basecase: ##
                                             0:00:00 Checking assumptions in s
SBY 8:03:12 [txuart] engine 0.basecase: ##
                                             0:00:00 Checking assertions in st
SBY 8:03:12 [txuart] engine 0.induction: ##
                                              0:00:00 Assert failed in txuart:
 txuart.v:227
SBY 8:03:12 [txuart] engine 0.induction: ##
                                              0:00:00 Writing trace to VCD fil
e: engine 0/trace induct.vcd
SBY 8:03:12 [txuart] engine 0.basecase: ##
                                             0:00:00 Checking assumptions in s
SBY 8:03:12 [txuart] engine 0.basecase: ##
                                             0:00:00 Checking assertions in st
ep 4..
SBY 8:03:12 [txuart] engine 0.induction: ##
                                              0:00:00 Writing trace to Verilog
testbench: engine 0/trace induct tb.v
SBY 8:03:12 [txuart] engine 0.basecase: ## 0:00:00 Status: PASSED
SBY 8:03:12 [txuart] engine 0.basecase: finished (returncode=0)
SBY 8:03:12 [txuart] engine 0: Status returned by engine for basecase: PASS
SBY 8:03:12 [txuart] engine 0.induction: ## 0:00:00 Writing trace to constra
ints file: engine 0/trace induct.smtc
SBY 8:03:12 [txuart] engine 0.induction: ## 0:00:00 Status: FAILED (!)
SBY 8:03:12 [txuart] engine 0.induction: finished (returncode=1)
SBY 8:03:12 [txuart] engine 0: Status returned by engine for induction: FAIL
SBY 8:03:12 [txuart] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 8:03:12 [txuart] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0
SBY 8:03:12 [txuart] summary: engine 0 (smtbmc yices) returned PASS for basecas
SBY 8:03:12 [txuart] summary: engine 0 (smtbmc yices) returned FAIL for inducti
SBY 8:03:12 [txuart] DONE (UNKNOWN, rc=4)
                                                  /ex-05-hellos
```



# Running SymbiYosys



Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart > Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

% sby -f txuart.sby

```
8:03:12 [txuart] engine 0.induction: ##
                                                       emporal induction fail
                                              0:00:00
SBY 8:03:12 [txuart] engine 0.basecase: ##
                                             0:00:00 Checking assumptions in s
SBY 8:03:12 [txuart] engine 0.basecase: ##
                                                     Checking assertions in st
SBY 8:03:12 [txuart] engine 0.induction: ##
                                              0:00:00 Assert failed in txuart:
 txuart.v:227
SBY 8:03:12 [txuart] engine 0.induction: ##
                                              0:00:00 Writing trace to VCD fil
e: engine 0/trace induct.vcd
SBY 8:03:12 [txuart] engine 0.basecase: ##
                                             0:00:00 Checking assumptions in s
SBY 8:03:12 [txuart] engine 0.basecase: ##
                                                      Checking assertions in st
ep 4..
                                              0:00:00 Writing trace to Verilog
SBY 8:03:12 [txuart] engine 0.induction: ##
testbench: engine 0/trace induct tb.v
SBY 8:03:12 [txuart] engine 0.basecase: ## 0:00:00 Status: PASSED
SBY 8:03:12 [txuart] engine 0.basecase: finished (returncode=0)
SBY 8:03:12 [txuart] engine 0: Status returned by engine for basecase: PASS
SBY 8:03:12 [txuart] engine 0.induction: ## 0:00:00 Writing trace to constra
ints file: engine 0/trace induct.smtc
SBY 8:03:12 [txuart] engine 0.induction: ## 0:00:00 Status: FAILED (!)
SBY 8:03:12 [txuart] engine 0.induction: finished (returncode=1)
SBY 8:03:12 [txuart] engine 0: Status returned by engine for induction: FAIL
SBY 8:03:12 [txuart] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)
SBY 8:03:12 [txuart] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0
SBY 8:03:12 [txuart] summary: engine 0 (smtbmc yices) returned PASS for basecas
SBY 8:03:12 [txuart] summary: engine 0 (smtbmc yices) returned FAIL for inducti
SBY 8:03:12 [txuart] DONE (UNKNOWN, rc=4)
                                                  /ex-05-hellos
```

What happened?



## **Formal Contract**



Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo
Formal Verification
Verifying txuart

Formal Contract
Exercise #1

Hello World

Exercise #2

Hardware! Conclusion Our contract: Failed Induction! Why?

```
always @(posedge i_clk)
if ((i_wr)&&(!o_busy))
        fv data <= i data:
always @(posedge i_clk)
case(state)
           assert(o_uart_tx);
IDLE:
           assert(o_uart_tx == 1'b0);
START:
           assert(o_uart_tx == fv_data[0]);
BIT_ZERO:
           assert(o_uart_tx == fv_data[1]);
BIT_ONE:
           assert(o_uart_tx == fv_data[2]);
BIT_TWO:
           assert(o_uart_tx = fv_data[3]);
BIT_THREE:
           assert(o_uart_tx = fv_data[4]);
BIT FOUR:
           assert(o_uart_tx = fv_data[5]);
BIT_FIVE:
           assert(o_uart_tx = fv_data[6]);
BIT_SIX:
BIT_SEVEN: assert(o_uart_tx = fv_data[7]);
default: assert(0); // Should never be here
```



# Running SymbiYosys



Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation
Make Foo

Formal Verification

 $\ \ \, \text{Verifying txuart}$ 

> Formal Contract

Exercise #1


Hello World

Exercise #2

Hardware!

Conclusion

#### Need to look at the trace






# Running SymbiYosys



Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart ➤ Formal Contract Exercise #1 Hello World Exercise #2

Hardware! Conclusion

#### Need to look at the trace



Why was lcldata set to 003 on start?

It should have been 9'h1ff!



## **Formal Contract**



Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation

Main simulation file Cosimulation Make Foo

Formal Verification

Verifying txuart

➤ Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

The issue revolves around how k-induction works

- During the induction step, ...
- Initial values are constrained by assumptions and assertions only
- If your design isn't fully constrained, it may start in an unreachable state

Induction typically requires more assertions to pass



# **Passing Induction**

**₩** 

Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation

Make Foo Formal Verification

Verifying txuart

→ Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

Fixing an induction problem always follows the same steps

- Look for something amiss in the first N-1 steps . . . the steps before the assertion failure
- assert() something appropriate to keep it from happening
- If the assert() is inappropriate
  - Your design will fail at the (second to) last step of a trace
  - Don't be surprised if BMC fails during this process
- Repeat until you find a bug, or until your design passes
   Let's apply this to our design



## **Passing Induction**



Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart ➤ Formal Contract Exercise #1 Hello World Exercise #2 Hardware!

Conclusion

lcldata should be 9'h1ff whenever state == IDLE

```
always @(*)
case(state)
IDLE: assert(lcl_data == 9'h1ff);
default:
endcase
```

The rest of the missing assertions are left as an exercise.

Hint: there are ten possible values for state, and only one assertion shown above.



## Exercise #1



Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy

Simulation
Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

#### Your turn!

Modify txuart.v as necessary until it passes formal verification



### Hello World



Lesson Overview Serial Protocol **Implementation** Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 ➤ Hello World Exercise #2 Hardware!

Conclusion

What properties would be appropriate for helloworld.v?

```
always @(*)
if ((tx_stb)&&(!tx_busy))
begin
        case(tx_index)
        4'h0: assert(tx_data <= "H");
        4'h1: assert(tx_data <= "e");
        4'h2: assert(tx_data <= "l");
        4'h3: assert(tx_data <= "|");
        // ...
        endcase
end
```

We could check that the right letters are sent



### Hello World



Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy Simulation Main simulation file Cosimulation Make Foo Formal Verification Verifying txuart Formal Contract Exercise #1 ➤ Hello World Exercise #2 Hardware!

Conclusion

What properties would be appropriate for helloworld.v?

```
always @(*)
if (tx_index != 4'h0)
    assert(tx_stb);
```

We could assert the request is high throughout the message Can you think of any other properties to check?



# Exercise #2



Lesson Overview Serial Protocol Implementation

Submodules
Top Level

Philosophy

Simulation

Main simulation file

Cosimulation

Make Foo

Formal Verification

Verifying txuart

Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion

#### Your turn!

- Simulate this Hello World
- Formally verify the top level



#### Hardware!



Lesson Overview
Serial Protocol
Implementation
Submodules
Top Level
Philosophy
Simulation
Main simulation file
Cosimulation

Make Foo Formal Verification

Verifying txuart

Formal Contract

Exercise #1

Hello World

Exercise #2

➢ Hardware!

Conclusion

This is the exercise you've been waiting for:

Run Hello World on your hardware!

You'll need some parameters for your terminal program

- Adjust CLOCK\_RATE\_HZ to match your board
- Your terminal should be set to
  - 8 data bits
  - No parity
  - One stop bit
  - No hardware flow control
  - A baud rate of BAUD\_RATE (115.2kb)

I encourage you to look up these terms

You should see a repeating "Hello, World!" pattern

Don't forget to make sure you connect to the right serial port



### **Conclusion**



Lesson Overview Serial Protocol Implementation Submodules Top Level Philosophy

Simulation
Main simulation file
Cosimulation

Make Foo Formal Verification

Verifying txuart

verifying txuar

Formal Contract

Exercise #1

Hello World

Exercise #2

Hardware!

Conclusion
 Conclusion

What did we learn this lesson?

- How to build a UART transmitter!
- How cosimulation works
- How to make the simulation driver simpler
- A little about using Makefile's with Verilator
- What a formal "contract" is
- The realities of working with induction

We learned how to do our debugging before touching the hardware!