


2. Registers

Gisselquist Technology, LLC

Daniel E. Gisselquist, Ph.D.





Lesson Overview



- Lesson Overview
- Registers
- Memoryless Regs
- Flip Flops
- Blocking
- All in Parallel
- Feedback
- Blinky
- Broken Blinky
- Verilator
- Verilator
- Verilator
- **Parameters**
- Sim Result
- Trace Generation
- **GTKWave**
- Strobe
- Toggled
- PPS
- Stretch
- Too Slow
- Dimmer
- Exercise #1
- Exercise #2

- What is a register (reg)?
- How do things change with time?
- Discover the system clock

Objectives

Something



Registers



Lesson Overview

➢ Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

- Wires have no memory
- Only registers can hold state
 Well, that and memories, but we haven't gotten to those yet



Memoryless Regs

```
-₩
```

```
Lesson Overview
```

Registers

Memoryless

▶ Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

- Registers can be assigned in always blocks.
- Always blocks may consist of one statement, or
- Many statements between a begin and end pair



Flip Flops

```
₩
```

```
Lesson Overview
Registers
Memoryless Regs

→ Flip Flops
Blocking
```

All in Parallel Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

- Any registers set within an always @(posedge i_clk) block will transitions to their new values on the next clock edge only
 - Only put a bonafide clock edge should be used
- \neg Note that we are using <= for assignment
 - This is a non-blocking assignment
 - Most, if not all, clocked register should be set with <=



Blocking



Lesson Overview Registers

Memoryless Regs

Flip Flops

➢ Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

This is a non-blocking assignment

```
always @(posedge i_clk)
 A \le A + 1'b1;
```

Blocking assignment

```
always @(posedge i_clk)

A = A + 1'b1;
```

- A blocking assignment's value may be referenced again before the clock edge
 - Creates the appearance of time passing within the block
 - It may also cause simulation-hardware mismatch
 - Use with caution
- In this case, both generate the same logic



All in Parallel



Lesson Overview

Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

- A design may contain multiple always blocks
- The hardware will execute all at once
- The simulator will execute one at a time

Rules: When using the simulator, ...

- Make sure your design can be synthesized
- Make sure it fits within your device
- Make sure it maintains an appropriate clock rate



Feedback



Lesson Overview

Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

▶ Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

- Wires in a loop created circular logic
- Registers in a loop creates feedback



Blinky



Lesson Overview Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

➢ Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

Let's make an LED blink!

```
module blinky(i_clk, o_led);
    input wire i_clk;
    output wire o_led;

reg [26:0] counter;

always @(posedge i_clk)
    counter <= counter + 1'b1;

assign o_led = counter[26];
endmodule</pre>
```

Feel free to synthesize and try this

The LED should blink at a steady rate



Broken Blinky



Lesson Overview

Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

➤ Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

Don't do this: Here's a common beginner mistake

- Notice that counter is only 1-bit
- This will blink at half the i_clk frequency
- Result is too fast to see the changes
- Need to slow it down



Verilator



```
Lesson Overview
Registers
```

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

∨ Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

Simulating our design now requires a clock:

- We'll need to toggle the clock input for anything to happen
- This operation is so common, it deserves its own function, tick ()



Verilator



Lesson Overview Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

∨ Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

We can now simplify our main loop a touch

```
int main(int argc, char **argv) {
    int last_led;
    // .... Setup
    last_led = tb->o_led;
    for (int k=0; k<(1<<20); k++) {
         // Toggle the clock
         tick(tb);
         // Now let's print the LEDs value
         // anytime it changes
         if (last_led != tb->o_led) {
              printf("k_{\sqcup} = {\sqcup} \%7d, {\sqcup}", k);
              printf("led_{\square}=_{\square}%d\n", tb->o_led);
         } last_led = tb->o_led;
    }
```



Verilator



Lesson Overview Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

➢ Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

Can we simulate this? Not easily

- \Box Counting to 2^{27} may take seconds in hardware, but ...
- It's extreme slow in simulation. Let's slow blinky down in the Sim.
- We can do this by adjusting the width of the counter

We'll use a parameter to do this

```
\begin{array}{ll} \textbf{parameter} & \texttt{W}{=}27;\\ \textbf{reg} & [\texttt{W}{-}1{:}0] \text{ counter};\\ // & \dots \\ \textbf{assign} & \texttt{o\_led} = \texttt{counter}[\texttt{W}{-}1]; \end{array}
```



Parameters



Lesson Overview Registers Memoryless Regs Flip Flops Blocking All in Parallel

Feedback Blinky

Broken Blinky

Verilator

Verilator Verilator

➢ Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

Parameters are very powerful! They allow us to

- Reconfigure a design, after it's been written
- Examples:
 - ZipCPU cache sizes can be adjusted by parameters
 - Internal memory sizes, implement the divide instruction or not, specify the type of multiply
 - Default serial port speed, number of GPIO pins supported by a GPIO controller, and more

Verilator argument -GW=12 sets the W parameter to 12

```
% verilator -Wall -GW=12 -cc blinky.v
```



Sim Result

```
W
```

```
Lesson Overview
Registers
Memoryless Regs
Flip Flops
Blocking
All in Parallel
Feedback
Blinky
Broken Blinky
Verilator
Verilator
Verilator
Parameters
Sim Result
Trace Generation
GTKWave
Strobe
Toggled
PPS
Stretch
Too Slow
Dimmer
Exercise #1
```

```
./blinky
k
       2047,
             led
       4095,
             led
       6143,
             led
       8191,
             led = 0
      10239,
             led
      12287, led
      14335,
             led
      16383, led
      18431, led
k
      20479, led = 0
k
  .... (Lines skipped for brevity)
```



Lesson Overview Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace

➢ Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

This is easy. For more complex designs, we'll need a trace

That means writing to a trace file on every clock

Steps

- 1. Add the --trace option to Verilator
- 2. Create a trace from your .cpp file





Lesson Overview Registers Memoryless Regs Flip Flops Blocking All in Parallel Feedback

Blinky Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result Trace

□ Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

Create the trace file within C++

```
// ...
int main(int argc, char **argv) {
        // ...
        // Generate a trace
        Verilated::traceEverOn(true);
        VerilatedVcdC* tfp = new VerilatedVcdC;
        tb->trace(tfp, 00);
        tfp ->open("blinkytrace.vcd");
        // ...
        for (int k=0; k<(1<<20); k++) {
                tick(++tickcount, tb, tfp);
                // ...
```





Lesson Overview Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

3. Write trace data on every clock

```
tick(int tickcount, Vblinky *tb,
void
                            VerilatedVcdC* tfp) {
         tb->eval();
         if (tfp)
                  tfp ->dump(tickcount * 10 - 2);
         tb \rightarrow i_c lk = 1;
         tb->eval():
         if (tfp)
                  tfp ->dump(tickcount * 10);
         tb \rightarrow i_c lk = 0;
         tb->eval():
         if (tfp) {
                  tfp->dump(tickcount * 10 + 5);
                  tfp->flush();
```





Lesson Overview

Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace

□ Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

Now, running blinky will generate a trace

You can view it with GTKwave

```
% gtkwave blinkytrace.vcd
```

G GTKWave

Lesson Overview Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

□ GTKWave

Strobe

Toggled

PPS


Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2



This is how debugging is done

- The simulator trace shows you every registers value
- ...at every clock tick
- You can zoom in to find any bugs

Strobe

₩

```
Lesson Overview
Registers
Memoryless Regs
Flip Flops
Blocking
All in Parallel
```

Feedback Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

```
module strobe(i_clk, o_led);
    input wire i_clk;
    output wire o_led;

reg [26:0] counter;

always @(posedge i_clk)
    counter <= counter + 1'b1;

assign o_led = &counter[26:24];
endmodule</pre>
```

Toggled

```
W
```

```
Lesson Overview
Registers
Memoryless Regs
Flip Flops
Blocking
All in Parallel
Feedback
Blinky
Broken Blinky
Verilator
Verilator
Verilator
Parameters
Sim Result
Trace Generation
GTKWave
Strobe
PPS
Stretch
Too Slow
Dimmer
```

Exercise #1
Exercise #2

```
module blinky(i_clk, i_sw, o_led);
       input wire i_clk, i_sw;
       output wire
                       o_led;
               [26:0] counter;
       reg
       always @(posedge i_clk)
        if (i_sw)
               counter <= counter + 1'b1:
        assign o_led = counter[26];
endmodule
```

GT PPS

```
W
```

```
Lesson Overview
Registers
Memoryless Regs
Flip Flops
Blocking
All in Parallel
Feedback
Blinky
Broken Blinky
Verilator
Verilator
Verilator
Parameters
Sim Result
Trace Generation
GTKWave
Strobe
Toggled
▷ PPS
Stretch
Too Slow
Dimmer
```

Exercise #1
Exercise #2

```
module pps(i_clk, o_led);
        parameter CLOCK_RATE_HZ = 100_000_000;
        parameter [31:0] INCREMENT
                     = (1 < < 30)/(CLOCK_RATE_HZ/4);
               wire
        input
                         i clk:
        output
                wire
                         o\_led:
                 [31:0] counter;
        reg
        always @(posedge i_clk)
                 counter <= counter + INCREMENT:</pre>
        assign o_led = counter[31];
endmodule
```

After CLOCK_RATE_HZ clock edges, the counter will roll over

W

Lesson Overview

Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

➢ PPS

Stretch

Too Slow

Dimmer

Exercise #1

- After CLOCK_RATE_HZ clock edges, the counter will roll over
- The divide by four above, on both numerator and denominator, is just to keep this within 32-bit arithmetic

$$\begin{array}{ccc} \text{INCREMENT} & = & \frac{2^{32}}{\text{CLOCK_RATE_HZ}} \end{array}$$

- This is called a fractional clock divider
 - The division isn't exact
 - It's often good enough



Stretch

```
W
```

```
Lesson Overview
 Registers
 Memoryless Regs
Flip Flops
Blocking
  All in Parallel
  Feedback
 Blinky
 Broken Blinky
 Verilator
 Verilator
 Verilator
 Parameters
Sim Result
 Trace Generation
  GTKWave
 Strobe
Toggled
 PPS

    Stretch
    ■
    Stretch
    ■
    Stretch
    ■
    The stretch
    The stretch
    ■
    The stretch
    The stretch
    ■
    The stretch
    The stretch
 Too Slow
 Dimmer
```

Exercise #1
Exercise #2

```
module stretch(i_clk, o_led);
        input wire i_clk;
        output wire
                       o_led;
               [26:0]
        reg
                       counter;
        always @(posedge i_clk)
        if (i_sw)
                counter \leq 0:
        else if (! (&counter))
                counter <= counter + 1:
        assign o_led = !counter[26];
endmodule
```

FPGA signals are often too fast to see



Stretch

```
Lesson Overview
Registers
Memoryless Regs
Flip Flops
Blocking
All in Parallel
Feedback
Blinky
Broken Blinky
Verilator
Verilator
Verilator
Parameters
Sim Result
Trace Generation
GTKWave
Strobe
Toggled
PPS
```

 Stretch
 ■
 Stretch
 ■
 Stretch
 ■
 The stretch
 The stretch
 ■
 The stretch
 The stretch
 ■
 The stretch
 The stretch Too Slow Dimmer Exercise #1 Exercise #2

```
module stretch(i_clk, o_led);
        // ...
        reg [26:0] counter;
        always @(posedge i_clk)
        if (i_sw)
                counter \leq 0:
        else if (! (&counter))
                counter <= counter + 1;
        assign o_led = !counter[26];
endmodule
```

FPGA signals are often too fast to see

- This slows them down to eye speed
- Only works for a single event though
- Multiple events would overlap, and be no longer distinct



Too Slow

```
\sqrt{N}
```

```
Lesson Overview
Registers
Memoryless Regs
Flip Flops
Blocking
All in Parallel
Feedback
Blinky
```

Broken Blinky Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

```
module tooslow(i_clk, o_led);
        input wire i_clk;
        output wire
                        o_led;
                                NBITS = 1024;
        parameter
                [NBITS -1:0]
        reg
                                counter;
        always @(posedge i_clk)
                counter \le counter + 1;
        assign o_{led} = counter[NBITS-1];
endmodule
```

This is guaranteed to fail a timing check

- It's now time to learn how to check timing
- This design should fail, for reasonable clock speeds



Dimmer



```
Lesson Overview
Registers
```

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

 ${\sf Stretch}$

Too Slow

Dimmer

Exercise #1

Exercise #2

Can you tell me what this will do?

```
module dimmer(i_clk, o_led);
       input wire
                       i_clk;
              wire
                       o_led;
       output
               [27:0]
                      counter:
        reg
       always @(posedge i_clk)
               counter <= counter + 1;
        assign o_led = (counter[7:0]
                        < counter[27:20]);
endmodule
```



Exercise #1



Lesson Overview

Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

The walking LED

- Required hardware: 4+ LED's
- Implement blinky, where:
 - Only one LED is ever on at a time
 - The LED that is on moves back and forth



Exercise #2



Lesson Overview

Registers

Memoryless Regs

Flip Flops

Blocking

All in Parallel

Feedback

Blinky

Broken Blinky

Verilator

Verilator

Verilator

Parameters

Sim Result

Trace Generation

GTKWave

Strobe

Toggled

PPS

Stretch

Too Slow

Dimmer

Exercise #1

Exercise #2

Knight Rider's LEDs

- Cause the walking LED to fade rather than turn off
- The LED should be (roughly) off by the time it is turned on again