# Lab Assignment 2


ES 204: DIGITAL SYSTEMS 16th January, 2024 Indian Institute of Technology, Gandhinagar

Aditya N. Mehta *22110017* 

Hrriday V. Ruparel 22110099

# 1. Creating a 1-bit full adder

## Diagram Representation:



## Verilog Code:

#### Test Beach Code:


```
timescale Ins / 1ps

// Test bench for 1-bit full adder
module FullAdderlBit_tb();
reg A,B,Cin;
wire Cout,Sum;

FullAdderlBit uut(A,B,Cin,Cout,Sum);


initial
begin
A = 0; B = 0; Cin = 0;
#10;
A = 0; B = 1; Cin = 0;
#10;
A = 1; B = 0; Cin = 0;
#10;
A = 1; B = 1; Cin = 0;
#10;
A = 0; B = 0; Cin = 1;
#10;
A = 0; B = 0; Cin = 1;
#10;
A = 0; B = 1; Cin = 1;
#10;
A = 1; B = 0; Cin = 1;
#10;
A = 1; B = 1; Cin = 1;
#10;
A = 1; B = 1; Cin = 1;
#10;
Sfinish();
end
endmodule
```

#### Simulation Waveform:



# 2. Creating a 4-bit Parallel adder

Diagram Representation:



Verilog Code:

#### Test Beach Code:

```
timescale lns / lps

// Test bench for 4-bit full adder
module FullAdder4Bit_tb();
reg [3:0]A;
reg [3:0]B;
reg Cin;
wire [4:0]Out;

FullAdder4Bit uut(A,B,Cin,Out);
initial
begin
A = 4'd14; B = 4'd7; Cin = 1;
#10;
A = 4'd3; B = 4'd8; Cin = 0;
#10;
A = 4'd15; B = 4'd15; Cin = 1;
#10;
A = 4'd4; B = 4'd2; Cin = 0;
#10;
$finish();
end
endmodule
```

### Simulation Waveform:

