ASSIGNMENT: 3

ES 204: Digital Systems

Prof. Joycee Mekie

Indian Institute of Technology, Gandhinagar

Aditya N. Mehta *22110017*

Hrriday V. Ruparel 22110099

4-bit Synchronous Up/Down BCD/Binary counter with Universal Shift Register


A) Toggle Flip Flop:

```
"timescale lns / lps

module TFF(T,Q,reset,preset,clk);
input T,reset,preset,clk;
output reg Q;

always @ (posedge clk, posedge reset, posedge preset)
begin
    if (reset)
        Q <= 0;
    else if (preset)
        Q <= 1;
    else if (T)
        Q <= ~Q;
    else
        Q <= Q;
    end
endmodule</pre>
```

B) Structural Explanation of Counter Module:



C) Structural Verilog Code for Counter:

```
module Counter(en, cnt type, cnt mode, mstr reset, out, clk);
input en, cnt type, cnt mode, mstr reset, clk;
wire [3:0]Q;
  and (a0, cnt_type, ~cnt_mode, out[3], ~out[2], out[1], ~out[0]);
  and (b0, cnt_type, cnt_mode, out[3], out[2], out[1], out[0]);
  and (a1, mstr_reset, ~cnt_type);
  and (b1, mstr_reset, cnt_type, ~cnt_mode);
  and (c1, cnt_type, ~cnt_mode, out[3], ~out[2], out[1], ~out[0]);
  and (a2, mstr_reset, cnt_type, cnt_mode);
  and (b2, cnt_type, cnt_mode, out[3], out[2], out[1], out[0]);
  TFF tff0(.T(1), .Q(Q[0]), .reset(reset0), .preset(0), .clk(clk en));
   TFF tff1(.T(Q[0]), .Q(Q[1]), .reset(reset1), .preset(preset0),
   and (T2, Q[0], Q[1]);
   TFF tff2(.T(T2), .Q(Q[2]), .reset(reset1), .preset(preset0), .clk(clk en));
   and (T3, T2, Q[2]);
   TFF tff3(.T(T3), .Q(Q[3]), .reset(reset0), .preset(0), .clk(clk en));
  xor (out[0], Q[0], cnt mode);
  xor (out[1], Q[1], cnt_mode);
xor (out[2], Q[2], cnt_mode);
xor (out[3], Q[3], cnt_mode);
```

D) Verilog Code for Universal Shift Register:

```
timescale 1ns/1ps
module Shift register(in, en, clk, sel, Q);
input [3:0]in;
input en, clk;
input [1:0] sel;
output reg [3:0]Q;
always @ (posedge clk, posedge en) begin
            Q[1] <= Q[1];
Q[2] <= Q[2];
Q[3] <= Q[3];
```

E) Verilog Code for Final Module:

```
immodule Lab_3(en_ctr, cnt_type, cnt_mode, mstr_reset, clk, sel_sr, out_sr, out_ctr);
input en_ctr, cnt_type, cnt_mode, mstr_reset, clk;
input [1:0]sel_sr;
output [3:0]out_sr;
output [3:0]out_ctr;

Counter uutl(.en(en_ctr), .cnt_type(cnt_type), .cnt_mode(cnt_mode), .mstr_reset(mstr_reset), .out(out_ctr), .clk(clk));
Shift_register uut2(.in(out_ctr), .en(~en_ctr), .clk(clk), .sel(sel_sr), .Q(out_sr));
endmodule
```

F) Verilog Code for Final Module Testbench:

```
"timescale lns/lps
module Lab_3_tb ();
reg en_ctr, cnt_type, cnt_mode, mstr_reset;
reg en_ctr, cnt_type, cnt_mode, mstr_reset;
reg [l:0] sel_sr;
wire [3:0]out_sr;
wire [3:0]out_ctr;

/*
Select
00 = Right Shift
10 = No Shift
11 = Load
*/

Lab_4 dut (en_ctr, cnt_type, cnt_mode, mstr_reset, clk, sel_sr, out_sr, out_ctr);
initial begin
    clk = 0;
    forever #5 clk = ~clk;
end

initial begin
//    $monitor($time, " en_ctr = %b, cnt_type = %b, cnt_mode = %b, mstr_reset = %b, sel_str = %b, out = %b", en_ctr_cnt_type, cnt_mode, mstr_reset, sel_sr, out);
    en_ctr = 1; cnt_type = 1; cnt_mode = 1; mstr_reset = 1;
#10;
    mstr_reset = 0;
#205;

cnt_type = 0; cnt_mode = 1; mstr_reset = 1;
#10;
    mstr_reset = 0;
```

```
#100;
cnt_type = 0; cnt_mode = 0; mstr_reset = 1;
#10;
mstr_reset = 0;
#100;
cnt_type = 1; cnt_mode = 0; mstr_reset = 1;
#10;
mstr_reset = 0;
#80;
en_ctr = 0;
sel_sr = 2'b11;
#10; #10; #10;
sel_sr = 2'b00;
#10; #10; #10;
sel_sr = 2'b01;
#10; #10; #10;
sel_sr = 2'b10;
#10; #10; #10;
```

G) Final Stimulation:

