


INFRARED REMOTE CONTROL TRANSMITTER

DESCRIPTION

The SC6122 is a remote control transmitter utilizing CMOS Technology specially designed for use on infrared remote control applications. It is capable of controlling 64 function keys and 3 double keys. SC6122 is housed in a 24-pins SO package.

FEATURES

- * CMOS Technology
- * Low Operating Voltage (VDD=2.0~5.5V)
- * Using SEL pin, SC6122 can support 128+6 function codes
- * Customer Code can be selected




APPLICATIONS

- * TV and VCR
- * Audio Equipment
- * Air Conditioner
- * VCD and DVD ROM/Player
- * Moniputer/Multi-Media Personal Computer System


ORDERING INFORMATION

SC6122-001	ROM Content=0
SC6122-002	Custom Version

PIN CONFIGURATION



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATING (Tamb=25°C, unless otherwise specified)

Characteristic	Symbol	Value	Unit
Supply Voltage	V _{DD}	6.0	V
Input Voltage	V _{IN}	-0.3~V _{DD}	V
Power Dissipation	P _d	250	mW
Storage Temperature	T _{stg}	-40~+125	°C
Operating Temperature	T _{opr}	-20~+75	°C

RECOMMENDED OPERATING CONDITIONS (Tamb=25°C, unless otherwise specified)

Characteristic	Symbol	Min.	Typ.	Max.	Unit
Supply Voltage	V _{DD}	2.0	3.0	3.3	V
Oscillation Frequency	f _{osc}	400	455	500	KHz
Input Voltage	V _{IN}	0	--	V _{DD}	V
Custom Code Select Pull-Up Resistance	R _{up}	--	100	--	KΩ

ELECTRICAL CHARACTERISTICS (Tamb=25°C, VDD=3.0V, unless otherwise specified)

Parameter	Symbol	Test conditions	Min	Typ	Max	Unit
Supply Voltage	VDD		2.0	3.0	5.5	V
Current Consumption 1	IDD1	Fosc =455KHz		0.1	1.0	mA
Current Consumption 2	IDD2	Fosc =STOP			1.0	μA
REM High Level Output Current	IOH1	Vo=1.5V	-5.0	-8.0		mA
REM Low Level Output Current	IOL1	Vo=0.3V	15	30		μA
LMP High Level Output Current	IOH2	Vo=2.7V	-15	-30		μA
LMP Low Level Output Current	IOL2	Vo=0.3V	1	1.5		mA
KI High Level Input Current	IIH1	VIN =3.0V	5		30	μA
KI Low Level Input Current	IIL1	VIN =0V			-0.2	μA
KI High Level Input Voltage	VIH1		0.7 VDD		VDD	V
KI Low Level Input Voltage	VIL1		0		0.3 VDD	V
KI/O High Level Input Voltage	VIH2		0.7 VDD		VDD	V
KI/O Low Level Input Voltage	VIL2		0		0.4	V
KI/O High Level Input Current	IIH2	VIN =3.0V	2		7	μA
KI/O Low Level Input Current	IIL2	VIN =0V			-0.2	μA
KI/O High Level Output Current	IOH3	Vo=2.5V	0.5		1.5	mA
KI/O Low Level Output Current	IOL3	Vo=1.7V	1.5		2.5	mA
CCS Low Level Input Voltage	VIH3		1.1			V
CCS High Level Input Current	IIH3	Pull Up VIN =3.0V			0.2	μA
CCS Low Level Input Current	IIL3	Pull Up VIN =0V	-3		-15	μA
CCS High Level Input Current	IIH4	Pull Down VIN =3.0V	5		30	μA
CCS Low Level Input Current	IIL4	Pull Down VIN =0V			-0.2	μA


PIN DESCRIPTION

Pin No.	Symbol	I/O	Description
23,24,1~6	KI0~KI7	I	Key Input Pin Nos. 0~7
7	REM	O	Data Output Pin
8	VDD	--	Power Supply
9	SEL	I	Select Pin
10	OSCO	O	Oscillator Pin
11	OSCI	I	Oscillator Pin
12	Vss	--	Power Supply
13	LMP	--	Output LED Indicator
21~14	KI/O0~KI/O7	I/O	Key Input/Output Pin Nos.0~7
22	CCS	I	Custom Code Scan Input Pin

FUNCTIONAL DESCRIPTION

1. TRANSMISSION CODE


The transmission code consists of a leader code, 16-bits custom codes, and 8-bits data codes. The inverse code of the data code is also sent simultaneously. The following diagram shows this one frame construction.



The leader codes consist of a 9ms carrier waveform followed by a 4.5ms OFF waveform. It is used as the leader for the following code. Thus, when reception is configured by a microcomputer, the time relationship between the reception detection and other processes can be managed efficiently. The code uses the PPM (Pulse Position Modulation) Method, with "0" and "1" differentiated by the time between pulses. Each code consists of 8 bits, and simultaneous transmission of the inverse code allows configuration of a system with an extremely low error rate.

2. KEY INPUT MATRIX

The Key Input Matrix of SC6122 is given below:



3. KEY INPUT

A total of 64 keys can be connected by SC6122 Key Input Pins--KI0-KI7 and the Timing Signal Output Pins KI/O0-KI/O7.

Double Key Operation is possible for only Key No.21 in combination with other keys connected to the KI/O5 line namely: Key No.22,23 or 24.thus, only the following key combinations may be used for the double key operation:

1. Key Nos.21 and 22 ;
2. Key Nos.21 and 23 ;
3. Key Nos.21 and 24

— HANGZHOU SILAN MICROELECTRONICS JOINT-STOCK CO.,LTD —

Rev: 2.2 2002-03-01

Pull-down resistors are connected between the Key Input and Vss Pins. When more than one key (except the double key combinations: K21+22, K21+23, K21+24) are pressed simultaneously, the transmission output stops.

Two key inputs are regarded as being pressed simultaneously when the time interval between these two key entries is less than 36ms.

The order of priority given to two key inputs with a time interval of more than 36ms is on a First-Pressed-First-Served or Longer-Pressed-First-Served Basis.

When a key is pressed, the custom and data codes are read. 36ms later, the Remote (REM) Output is activated. When the key is kept depressed during this 36ms, one transmission is outputted. If the key is depressed for more than 108ms, then the only the leader code is transmitted continuously.


4. DOUBLE KEY OPERATION

Double Key Operation is useful for operations such as tape deck recording. The following table shows the Key Data corresponding to the double keys pressed. Also refer to the Key Input Section.

The Double Key operation forms are as follows:


Key	D0	D1	D2	D3	D4	D5	D6	D7
K21+K22	1	0	1	0	1	1	0	0/1
K21+K23	0	1	1	0	1	1	0	0/1
K21+K24	1	1	1	0	1	1	0	0/1

Note: D7=1 when SEL is connected to VSS, or D7=0 when SEL is connected to VDD.



5. REMOTE OUTPUT WAVEFORMS

The Remote Output Waveforms are given in the diagram below:



SC6122 KEYS DATA CODE

The Keys Data Code is given in the table below.

Key No.	Connection					Data Code							
	KI0	KI1	KI2	KI3	KI/O	D0	D1	D2	D3	D4	D5	D6	D7
K1	•				KI/O0	0	0	0	0	0	0	0	0/1
K2		•				1	0	0	0	0	0	0	0/1
K3			•			0	1	0	0	0	0	0	0/1
K4				•		1	1	0	0	0	0	0	0/1
K5	•				KI/O1	0	0	1	0	0	0	0	0/1
K6		•				1	0	1	0	0	0	0	0/1
K7			•			0	1	1	0	0	0	0	0/1
K8				•		1	1	1	0	0	0	0	0/1
K9	•				KI/O2	0	0	0	1	0	0	0	0/1
K10		•				1	0	0	1	0	0	0	0/1
K11			•			0	1	0	1	0	0	0	0/1
K12				•		1	1	0	1	0	0	0	0/1
K13	•				KI/O3	0	0	1	1	0	0	0	0/1
K14		•				1	0	1	1	0	0	0	0/1
K15			•			0	1	1	1	0	0	0	0/1
K16				•		1	1	1	1	0	0	0	0/1
K17	•				KI/O4	0	0	0	0	1	0	0	0/1
K18		•				1	0	0	0	1	0	0	0/1
K19			•			0	1	0	0	1	0	0	0/1
K20				•		1	1	0	0	1	0	0	0/1
K21	•				KI/O5	0	0	1	0	1	0	0	0/1
K22		•				1	0	1	0	1	0	0	0/1
K23			•			0	1	1	0	1	0	0	0/1
K24				•		1	1	1	0	1	0	0	0/1
K25	•				KI/O6	0	0	0	1	1	0	0	0/1
K26		•				1	0	0	1	1	0	0	0/1
K27			•			0	1	0	1	1	0	0	0/1
K28				•		1	1	0	1	1	0	0	0/1
K29	•				KI/O7	0	0	1	1	1	0	0	0/1
K30		•				1	0	1	1	1	0	0	0/1
K31			•			0	1	1	1	1	0	0	0/1
K32				•		1	1	1	1	1	0	0	0/1

(to be continued)

(continued)


Key No.	Connection					Data Code							
	KI4	KI5	KI6	KI7	KI/O	D0	D1	D2	D3	D4	D5	D6	D7
K33	•				KI/O0	0	0	0	0	0	0	1	0/1
K34		•				1	0	0	0	0	0	1	0/1
K35			•			0	1	0	0	0	0	1	0/1
K36				•		1	1	0	0	0	0	1	0/1
K37	•				KI/O1	0	0	1	0	0	0	1	0/1
K38		•				1	0	1	0	0	0	1	0/1
K39			•			0	1	1	0	0	0	1	0/1
K40				•		1	1	1	0	0	0	1	0/1
K41	•				KI/O2	0	0	0	1	0	0	1	0/1
K42		•				1	0	0	1	0	0	1	0/1
K43			•			0	1	0	1	0	0	1	0/1
K44				•		1	1	0	1	0	0	1	0/1
K45	•				KI/O3	0	0	1	1	0	0	1	0/1
K46		•				1	0	1	1	0	0	1	0/1
K47			•			0	1	1	1	0	0	1	0/1
K48				•		1	1	1	1	0	0	1	0/1
K49	•				KI/O4	0	0	0	0	1	0	1	0/1
K50		•				1	0	0	0	1	0	1	0/1
K51			•			0	1	0	0	1	0	1	0/1
K52				•		1	1	0	0	1	0	1	0/1
K53	•				KI/O5	0	0	1	0	1	0	1	0/1
K54		•				1	0	1	0	1	0	1	0/1
K55			•			0	1	1	0	1	0	1	0/1
K56				•		1	1	1	0	1	0	1	0/1
K57	•				KI/O6	0	0	0	1	1	0	1	0/1
K58		•				1	0	0	1	1	0	1	0/1
K59			•			0	1	0	1	1	0	1	0/1
K60				•		1	1	0	1	1	0	1	0/1
K61	•				KI/O7	0	0	1	1	1	0	1	0/1
K62		•				1	0	1	1	1	0	1	0/1
K63			•			0	1	1	1	1	0	1	0/1
K64				•		1	1	1	1	1	0	1	0/1

Note: D7=1 when SEL is connected to VSS, or D7=0 when SEL is connected to VDD.

[illegible]

2. The line between two capacitance and V_{cc} and ground should as short as possible.

CHIP TOPOGRAPHY




Size: 1.84 x 1.46 mm²

PAD COORDINATES (Unit: μm)

No.	Symbol	X	Y	No.	Symbol	X	Y
1	P1	-602.80	-322.10	13	P13	605.70	217.90
2	P2	-602.80	-452.10	14	P14	542.00	452.00
3	P3	-350.70	-452.10	15	P15	403.50	452.00
4	P4	-220.90	-452.10	16	P16	160.40	452.00
5	P5	-89.50	-452.10	17	P17	12.50	452.00
6	P6	41.00	-452.10	18	P18	-230.30	452.00
7	P7	171.40	-452.10	19	P19	-361.30	451.90
8	P8	347.90	-452.10	20	P20	-602.50	451.90
9	P9	477.80	-452.10	21	P21	-607.50	252.40
10	P10	608.00	-452.10	22	P22	-602.80	68.50
11	P11	607.20	-176.00	23	P23	-602.80	-61.20
12	P12	607.20	-44.60	24	P24	-602.80	-191.50

Note: The original point of the coordinate is the die center.

PCB WIRE LAYOUT SCHEMATIC:




The above IC only use to hint, not to specified.

Note: :

- * In wire layout, the power filter capacitor should near to IC.
- * In wire layout, should avoid power line and ground line too long.
- * Recommended infrared transmit unit and IC ground line should layout separated, or overstriking lines.
- * The emitter of triode connect 1 Ω resistor at least.
- * Recommended triode use 9014.

PACKAGE OUTLINE



Attach**Revision History**

Data	REV	Description	Page
2000.12.31	2.0	Change name of company in page footer	
2001.12.12	2.1		
2002.03.01	2.2	Modify the "Typical application circuit"	9
		Add the "PCB wire layout schematic"	11
		Modify the "Package outline"	12