| Kite Controlle | er - Pin Selection v1.1 May 9, 2022 | | | | | | | | | | | | | | | | | | | | |
|----------------|---|--------------------|---|-------------------------|--------------------|-------------|-----|-----------|------|-----|----------|-----|---------------|-------------------------|-----------------------|-------------------|--------------|-----|----|----|---|
| | covery kit with STM32F303VC MCU - I | User mai | r | | | | | | | | | | | | | | | | | | |
| 01111021 0 210 | | 0001 11101 | | | | | | | | | | | | | | | | | | | |
| MCU pin | , | | Board fo | unction | | | | | | | | | | | | | | | | | |
| Main function | Alternate function | LQFP100 pin number | VCP | LSM303DLHC or LSM303AGR | L3GD20 or I3G4250D | Push-button | LED | GWS | USB | osc | Free I/O | ADC | Timer Related | USART2 & USART3 Related | I2C1 and I2C2 Related | Selected | Power supply | CN3 | 2 | P2 | Notes - Timers: 2, 3, 4, 15 done - END_A-D (2 per) done - SLP_A-D done - DC_IN1-2 done - CURR1-2 done - STEP_A-D done - USART2 & USART3 done - EXTRA1-3 done - DEBUG1-2, 3-4 done |
| воото | - | 94 | _ | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | 19 | |
| NRST PA0 | TIM2_CH1_ETR, G1_IO1, USART2_CTS, COMP1_OUT, TIM8_BKIN, TM8_ETR | 23 | | - | - | RESET | - | NRST - | - | - | - | - | - | - | - | , | - | - 5 | 12 | | |
| PA1 | TIM2_CH2, G1_IO2, USART2_RTS, TIM15_CH1N | 24 | | | | | | | | | | ADC | possible | | | [adc] EXTRA1 | | | 9 | | |
| FAI | TIM2_CH3, G1_IO3, USART2_TX, COMP2_OUT, TIM15_CH1, | 24 | - | - | - | - | - | - | - | - | - | ADC | possibil | - | - | [auc] EXTRAT | - | - | 9 | - | |
| PA2 | AOP1_OUT | 25 | i - | - | - | - | - | - | - | | - | ADC | possible | possible | - | [adc] CURR2 | - | - | 14 | - | |
| PA3 | TIM2_CH4, G1_IO4, USART2_RX, TIM15_CH2 | 26 | 5 - | - | - | - | - | - | - | - | - | ADC | possible | possible | - | [adc] EXTRA3 | - | - | 11 | - | |
| PA4 | TIM3_CH2, G2_IO1, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_CK | 29 | - | - | - | - | - | - | - | - | - | ADC | possible | - | - | - | - | - | 16 | - | |
| | | | | | | | | | | | | | | | | | | | | | |
| PA5 | TIM2_CH1_ETR, G2_IO2, SPI1_SCK TIM16_CH1, TIM3_CH1, G2_IO3, | 30 |) - | - | SCL/SP | q- | - | - | - | - | - | ADC | - | - | - | 1 | - | - | 15 | - | |
| PA6 | TIM8_BKIN, SPI1_MISO, TIM1_BKIN, AOP2_OUT, COMP1_OUT | 31 | - | - | SAO/SD | - | - | - | - | - | - | ADC | possible | - | - | , | - | - | 18 | - | |
| PA7 | TIM17_CH1, TIM3_CH2, G2_IO4, TIM8_CH1N, SPI1_MOSI, TIM1_CH1N, COMP2_OUT | 32 | 2 - | - | SDA/SD | 01 - | - | - | - | - | - | ADC | possible | = - | - | | - | - | 17 | - | |
| PA8 | MCO, I2C2_SMBAL, I2S2_MCK, TIM1_CH1, USART1_CK, COMP3_OUT, TIM4_ETR | 67 | - | - | - | - | - | - | - | - | Yes | - | - | - | - | [input] END_A1 | - | - | - | 45 | |
| PA9 | G4_IO1, I2C2_SCL, I2S3_MCK, TIM1_CH2, USART1_TX, COMP5_OUT, TIM15_BKIN, TIM2_CH3 | 68 | 3 - | - | - | - | - | - | - | - | - | - | possible | - | possible | [input] END_A2 | - | - | - | 44 | |
| | TIM17_BKIN, G4_IO2, I2C2_SDA, | | | | | | | | | | | | | | | | | | | | |
| PA10 | TIM1_CH3, USART1_RX, COMP6_OUT, TIM2_CH4, TIM8_BKIN | 69 | - | - | - | - | - | - | - | - | - | - | possible | - | possible | - | - | - | - | 43 | |
| PA11 | TIM1_CH1N, USART1_CTS, COMP1_OUT, CAN_RX, TIM4_CH1, TIM1_CH4_BKIN2, USBDM | 70 | | | | | | | DM | | | | possible | | | , | | | | 42 | |
| T ATT | TIM16_CH1, TIM1_CH2N, USART1_RTS, COMP2_OUT, CAN_TX, TIM4_CH2, TIM1_ETR, | 70 | ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,, | | | | - | | DIVI | | | | possibil | | | | | | | 42 | |
| PA12 | USBDP JTMS-SWDAT, TIM16 CH1N, G4 IO3, | 71 | - | - | - | - | - | - | DP | - | - | - | - | - | - | , | - | - | - | 41 | |
| PA13 | IR-Out, USART3_CTS, TIM4_CH3 | 72 | 2 - | - | - | - | - | SWDIO | - | - | - | - | possible | - | - | | - | 4 | - | 40 | |
| PA14 | JTCK-SWCLK, G4_IO4, I2C1_SDA, TIM8_CH2, TIM1_BKIN, USART2_TX | 76 | 6 - | - | - | - | - | SWCLK | - | - | - | - | - | possible | possible | | - | 2 | - | 37 | |
| PA15 | JTDI, TIM2_CH1_ETR, TIM8_CH1, I2C1_SCL, SPI1_NSS, SPI3_NSS/I2S3_WS, USART2_RX, TIM1_BKIN | 77 | | - | _ | - | - | _ | - | _ | - | - | - | possible | possible | 6 - | _ | _ | - | 38 | |
| PB0 | TIM3_CH3, G3_IO2, TIM8_CH2N, TIM1_CH2N | 35 | | _ | - | _ | _ | _ | _ | - | _ | ADC | possible | | - | [output] TIM3_CH3 | _ | _ | 22 | | |
| PB1 | TIM3_CH4, G3_IO3, TIM8_CH3N, TIM1_CH3N, COMP4_OUT, AOP3_OUT | 36 | | _ | - | _ | _ | _ | _ | - | _ | ADC | possible | | - | - | _ | _ | 21 | | |
| PB2 | G3_IO4 | 37 | | - | - | - | - | - | - | - | Yes | ADC | - | - | - | [output] SLP_A | - | - | 24 | _ | |
| | JTDO/TRACESWO, TIM2_CH2, TIM4_ETR, G5_IO1, TIM8_CH1N, SPI1_SCK, SPI3_SCK/I2S3_CK, USART2_TX, | | | | | | | | | | | | | | | | | | | | |
| PB3 | TIM3_ETR | 89 | ' - | 1- | - | 1- | 1- | SWO | - | - | - | - | possible | possible | - | | - | 6 | 1- | 26 | |

| Kite Controll | er - Pin Selection v1.1 May 9, 2022 | | | | | | | | | | | | | | | | | | | | |
|----------------|--|--------------------|---------|-------------------------|--------------------|-------------|-----|-----|-----|-----|----------|------------|---------------|-------------------------|-----------------------|------------------|--------------|-----|----|----|---|
| | covery kit with STM32F303VC MCU - | User ma | ar | | | | | | | | | | | | | | | | | | |
| 01111021 0 310 | Sovery in man er mezi eseve mez | | | | | | | | | | | | | | | | | | | | |
| MCU pin | | | Board f | function | | | | | | | | | | | | | | | | | |
| Main function | Alternate function | LQFP100 pin number | VCP | LSM303DLHC or LSM303AGR | L3GD20 or 13G4250D | Push-button | LED | SWD | USB | oso | Free I/O | ADC | Timer Related | USART2 & USART3 Related | I2C1 and I2C2 Related | Selected | Power supply | CN3 | P4 | P2 | Notes - Timers: 2, 3, 4, 15 done - END_A-D (2 per) done - SLP_A-D done - DC_IN1-2 done - CURR1-2 done - STEP_A-D done - USART2 & USART3 done - EXTRA1-3 done - DEBUG1-2, 3-4 done |
| | NJTRST, TIM16_CH1, TIM3_CH1, G5_IO2, TIM8_CH2N, SPI1_MISO, SPI3_MISO/I2S3_DI N,USART2_RX, | | | | | | | | | | | | | | | | | | | | |
| PB4 | TIM17_BKIN | 9 | 0 - | - | - | - | - | - | - | - | - | - | possibl | e possible | - | [output] DEBUG1 | - | - | - | 23 | |
| PB5 | TIM16_BKIN, TIM3_CH2, TIM8_CH3N, I2C1_SMBAL, SPI1_MOSI, SPI3_MOSI/I2S3_D OUT, USART2_CK, TIM17_CH1 TIM16_CH1N, TIM4_CH1, G5_IO3, | 9 | 1 - | _ | - | - | - | - | - | - | - | - | possibl | € - | - | [output] DEBUG2 | - | - | - | 24 | |
| PB6 | I2C1_SCL, TIM8_CH1, TIM8_ETR_BKIN2, USART1_TX | 9: | 2 - | SCL | - | - | - | - | - | - | - | - | possibl | € - | possibl | l€` | - | - | - | 21 | |
| PB7 | TIM17_CH1N, TIM4_CH2, G5_IO4, I2C1_SDA, TIM8_BKIN, USART1_RX, TIM3_CH4 TIM16_CH1, TIM4_CH3, SYNCH, | 9 | 3 - | SDA | - | - | - | - | - | - | - | - | possibl | € - | possibl | le` | - | - | - | 22 | |
| PB8 | I2C1_SCL, COMP1_OUT, CAN_RX, TIM8_CH2, TIM1_BKIN TIM17_CH1, TIM4_CH4, I2C1_SDA, IR- | 9 | 5 - | - | - | - | - | - | - | - | - | - | possibl | € - | possibl | I2C1_SCL | - | - | - | 17 | |
| PB9 | OUT, CAN_TX, TIM8_CH3 | 9 | 6 - | - | - | - | - | - | - | - | - | - | possibl | €- | possibl | I2C1_SDA | - | - | - | 18 | |
| PB10 | TIM2_CH3, SYNCH, USART3_TX | 4 | 7 - | - | - | - | - | - | - | - | - | - | possibl | e possible | - | [output] DEBUG4 | - | - | 34 | - | |
| PB11 | TIM2_CH4, G6_IO1, USART3_RX, COMP2_OUT G6_IO2, I2C2_SMBAL, | 4 | 8 - | - | - | - | - | - | - | - | - | - | possibl | e possible | = | [output] DEBUG3 | - | - | 33 | - | |
| PB12 | SPI2_NSS/I2S2_WS, TIM1_BKIN, USART3_CK, AOP4_OUT | 5 | 1 - | - | - | - | - | - | - | - | - | ADC | - | - | - | [output] STEP_B3 | - | - | 36 | - | |
| PB13 | G6_IO3, SPI2_SCK/I2S2_CK, TIM1_CH1N, USART3_CTS | 5 | 2 - | - | - | - | - | - | - | - | - | ADC | - | - | - | [output] STEP_B4 | - | - | 35 | - | |
| PB14 | TIM15_CH1, G6_IO4, SPI2_MISO/I2S2_DI N,TIM1_CH2N, USART3_RTS | 5 | 3 - | - | - | - | - | - | - | - | _ | ADC | - | - | - | [output] STEP_B1 | _ | - | 38 | - | |
| PB15 | TIM15_CH2, TIM15_CH1N, TIM1_CH3N, SPI2_MOSI/ I2S2_DOUT | 5 | | - | - | - | - | - | - | - | - | ADC | - | - | - | [output] STEP_B2 | - | - | 37 | _ | |
| PC0 | - | 1 | | - | - | - | - | - | - | - | - | ADC | - | - | - | [output] STEP_C2 | - | - | 6 | _ | |
| PC1 | - COMPT OUT | 1 | | - | + | - | + | - | - | - | - | ADC | - | - | - | [output] STEP_C1 | - | - | 5 | _ | |
| PC2 PC3 | COMP7_OUT TIM1 BKIN2 | 1 | 7 - | 1 | + | 1 | + | - | - | - | - | ADC ADC | - | - | - | [output] STEP_C4 | - | - | 7 | _ | |
| r63 | I IIVI I_DININZ | 1 | 0 - | - | 1- | 1- | 1- | 1- | - | - | 1- | ADC | 1- | 1- | - | [output] STEP_C3 | <u> </u> | 1- | / | - | |
| PC4 | USART1_TX | 3 | 3 USART | 1 - | - | 1- | - | - | - | - | - | ADC | - | - | - | | - | - | 20 | - | |
| PC5 | G3_IO1, USART1_RX | _ | 4 USART | _ | 1- | 1- | 1- | - | - | - | ļ. | ADC | - | - | - | , | - | 1- | 19 | _ | |
| PC6 | TIM3_CH1, TIM8_CH1, I2S2_MCK, COMP6_OUT | 6 | 3 - | - | - | - | - | - | - | - | - | - | possibl | € - | - | [input] END_D1 | - | - | 47 | - | |
| PC7 | TIM3_CH2, TIM8_CH2, I2S3_MCK, COMP5_OUT | 6 | 4 - | - | - | - | - | - | - | - | - | - | possibl | e - | _ | [input] END_D2 | - | - | 48 | - | |
| PC8 | TIM3_CH3, TIM8_CH3, COMP3_OUT | 6 | 5 - | - | - | <u> -</u> | - | - | - | - | - | - | possibl | € - | - | [input] END_C2 | | - | - | 47 | |
| PC9 | TIM3_CH4, TIM8_CH4_BKIN2, COMP3_OUT | 6 | 6 - | | - | _ | - | - | | - | - | - | possibl | €- | - | [input] END_C1 | - | - | - | 46 | |
| PC10 | TIM8_CH1N, UART4_TX, SPI3_SCK/I2S3_CK, USART3_TX | 7 | 8 - | L | _ | L | Ŀ | _ | Ŀ | _ | _ | L | _ | possible | | [input] END_B1 | Ŀ | | _ | 35 | |
| PC11 | TIM8_CH2N, UART4_RX, SPI3_MISO/I2S3_DI N,USART3_RX | 7: | 9 - | - | - | - | - | - | - | - | - | - | - | possible | - | [input] END_B2 | - | - | - | 36 | |
| PC12 | TIM8_CH3N, UART5_TX, SPI3_MOSI/ I2S3_DOUT, USART3_CK | 8 | 0 - | - | - | - | - | - | | - | - | - | - | - | - | [output] STEP_D3 | - | - | _ | 33 | |

| Vita Cantrall | or Din Coloction v4 4 May 0, 2022 | | | | | | | | | | | | | | | | | | | | |
|---------------|-------------------------------------|--------------------|-------|------------------------|--------------------|-------------|---------|-----|-----|--------|---------|-----|---------------|-------------------------|-----------------------|----------------------|-------------|-----|----|----|--|
| | er - Pin Selection v1.1 May 9, 2022 | | | | | | | | | | | | | | | | | | | | |
| STM32F3 DIS | covery kit with STM32F303VC MCU - | User ma | ar | | | | | | | | | | | | | | | | | | |
| | | | | function | | | | | | | | | | | | | | | | | |
| MCU pin | Alternate function | _QFP100 pin number | do/Cp | SM303DLHC or LSM303AGR | .3GD20 or 13G4250D | oush-button | LED | SWD | JSB | csc | ree I/O | ADC | rimer Related | JSART2 & USART3 Related | I2C1 and I2C2 Related | elected | ower supply | CN3 | Ы | 25 | Notes - Timers: 2, 3, 4, 15 done - END_A-D (2 per) done - SLP_A-D done - DC_IN1-2 done - CURR1-2 done - CURR1-2 done - STEP_A-D done - USART2 & USART3 done - EXTRA1-3 done - DEBUG1-2, 3-4 done |
| PC13 | TIM1 CH1N | 7 | - | 2 | 12 | 1 | 1- | S | > | 10 | II. | < | F | | 22 | Soutput SLD C | Δ. | 0 | Δ. | 10 | |
| PC13 PC14 | OSC32_IN | 8 | _ | - | - | - | - | - | - | - | - | - | - | - | - | [output] SLP_C | - | - | - | 7 | |
| | | _ | _ | - | - | 1 | - | - | - | OSC32_ | - | - | - | - | - | , | - | - | - | | |
| PC15 | OSC32_OUT | 9 | | - | - | - | - | - | - | OSC32_ | - | - | - | - | - | | - | - | - | 8 | |
| PD0 | CAN_RX | 81 | | - | - | - | - | - | - | + | - | - | - | - | - | [output] STEP_D4 | - | - | - | 34 | |
| PD1 | TIM8_CH4_BKIN2, CAN_TX | 82 | | - | - | - | - | - | - | - | - | - | - | - | - | [output] STEP_D1 | - | - | - | 31 | |
| PD2 | TIM3_ETR, TIM8_BKIN, UART5RX | 83 | | - | - | 1- | - | - | - | - | - | - | - | - | - | [output] STEP_D2 | - | - | - | 32 | |
| PD3 | TIM2_CH1_ETR, USART2_CTS | 84 | | - | - | + | - | - | - | - | - | - | | - | - | - The state of Tibes | - | - | - | 29 | |
| PD4 | TIM2_CH2, USART2_RTS | 85 | _ | - | - | - | - | - | + | - | - | - | possibl | | - | [output] TIM2_CH2 | - | - | - | 30 | |
| PD5 | USART2_TX | 86 | | - | - | - | - | - | - | - | - | - | - | possible | - | USART2_TX | - | - | - | 27 | |
| PD6 | TIM2_CH4, USART2_RX | 87 | _ | - | - | - | - | - | - | - | - | - | i - | possible | - | USART2_RX | - | - | - | 28 | |
| PD7 | TIM2_CH3, USART2_CK | 88 | 3 - | - | - | - | - | - | - | - | - | - | possibl | ₫- | - | | - | - | - | 25 | |
| | | | _ | | | | - | | - | - | | | _ | | | | | - | | | |
| PD8 | USART3_TX | 55 | | - | - | - | - | - | - | - | - | ADC | - | possible | | USART3_TX | - | - | 40 | - | |
| PD9 | USART3_RX | 56 | _ | - | - | - | - | - | - | - | - | ADC | - | possible | - | USART3_RX | - | - | 39 | | |
| PD10 | USART3_CK | 57 | _ | - | - | - | - | - | - | - | - | ADC | - | - | - | [adc] DC_IN2 | - | - | 42 | - | |
| PD11 | USART3_CTS | 58 | _ | - | - | - | - | - | - | - | - | ADC | - | - | - | [adc] DC_IN1 | - | - | 41 | - | |
| PD12 | TIM4_CH1, G8_IO1, USART3_RTS | 59 | | - | - | - | - | - | - | - | - | ADC | possibl | | - | [output] STEP_A2 | - | - | 44 | | |
| PD13 | TIM4_CH2, G8_IO2 | 60 | _ | - | - | - | - | - | - | - | - | ADC | possibl | | - | [output] STEP_A1 | - | - | 43 | | |
| PD14 | TIM4_CH3, G8_IO3 | 61 | _ | - | - | - | - | - | - | - | - | ADC | possibl | _ | - | [output] STEP_A4 | - | - | 46 | - | |
| PD15 | TIM4_CH4, G8_IO4, SPI2_NSS | 62 | _ | - | - | - | - | - | - | - | - | - | possibl | e - | - | [output] STEP_A3 | - | - | 45 | - | _ |
| PE0 | TIM4_ETR, TIM16_CH1, USART1_TX | 97 | | - | INT1 | - | - | - | - | - | - | - | - | - | - | ` | - | - | - | 15 | |
| PE1 | TIM17_CH1, USART1_RX | 98 | | - | DRDY/I | N - | - | - | - | - | - | - | - | - | - | ` | - | - | - | 16 | |
| PE2 | TRACECK, TIM3_CH1, G7_IO1 | 1 | | DRDY | - | - | - | - | - | - | - | - | possibl | | - | ` | - | - | - | 13 | |
| PE3 | TRACED0, TIM3_CH2, G7_IO2 | 2 | | - | CS_I2C | :/- | - | - | - | - | - | - | possibl | | - | ` | - | - | - | 14 | |
| PE4 | TRACED1, TIM3_CH3, G7_IO3 | 3 | | INT1 | - | - | - | - | - | - | - | - | possibl | | - | ` | - | - | - | 11 | |
| PE5 | TRACED2, TIM3_CH4, G7_IO4 | 4 | 1 - | INT2 | - | - | - | - | - | - | - | - | possibl | e - | - | ` | - | - | - | 12 | |
| | | | _ | | | | | | | | | | | | | | | | | | |
| PE6 | TRACED3 | 5 | | - | - | - | - | - | - | - | - | - | - | - | - | [output] SLP_D | - | - | - | 9 | |
| PE7 | TIM1_ETR | 38 | _ | - | - | - | - | - | 1- | - | - | ADC | - | - | - | [output] SLP_B | <u> -</u> | - | 23 | - | |
| PE8 | TIM1_CH1N | 39 | _ | - | - | - | LD4/BLU | | - | - | - | ADC | - | - | - | ` | - | - | 26 | - | |
| PE9 | TIM1_CH1 | 40 | _ | - | - | - | LD3/RE | | - | - | - | ADC | - | - | - | ` | - | - | 25 | - | |
| PE10 | TIM1_CH2N | 41 | | - | - | - | LD5/OR | | - | - | - | ADC | - | - | - | ` | - | - | 28 | - | |
| PE11 | TIM1_CH2 | 42 | _ | - | - | - | LD7/GR | _ | - | - | - | ADC | - | - | - | ` | - | - | 27 | - | |
| PE12 | TIM1_CH3N | 43 | _ | - | - | - | LD9/BLU | _ | - | - | - | ADC | - | - | - | ` | - | - | 30 | - | |
| PE13 | TIM1_CH3 | 44 | _ | - | - | - | LD10/BL | _ | - | - | - | ADC | - | - | - | ` | - | - | 29 | - | _ |
| PE14 | TIM1_CH4_BKIN2 | 45 | _ | - | - | - | LD8/OR | | - | - | - | ADC | - | - | - | ` | - | - | 32 | - | _ |
| PE15 | TIM1_BKIN, USART3_RX | 46 | | - | - | - | LD6/GR | - | - | - | - | ADC | - | - | - | ` | - | - | 31 | - | |
| PF0 | OSC_IN, I2C2_SDA, TIM1_CH3N | 12 | | - | - | - | - | - | - | OSC_IN | _ | - | - | - | _ | I2C2_SDA | - | - | - | 5 | 4 |
| PF1 | OSC_OUT, I2C2_SCL | 13 | 3 - | - | - | - | - | - | - | OSC_O | ļ- | - | - | - | possible | I2C2_SCL | - | - | - | 6 | 1 |
| DE0 | | | | | | | | | | | | | | | | | | | | | |
| PF2 | - | 19 | | - | - | - | - | - | - | - | - | ADC | - | - | - | [adc] EXTRA2 | - | - | 10 | | - |
| PF4 | COMP1_OUT | 27 | | - | - | - | - | - | - | - | - | ADC | - | - | - | [adc] CURR1 | - | - | 13 | | |
| PF6 | TIM4_CH4, I2C2_SCL, USART3_RTS | 73 | | - | - | - | - | - | - | - | - | - | possibl | • | possible | [output] TIM4_CH4 | - | - | - | 39 | |
| PF9 | TIM15_CH1, SPI2_SCK | 10 |) - | 1- | - | 1- | - | - | 1- | - | - | - | possibl | ∮ - | - | [output] TIM15_CH1 | - | - | | 3 | |

| Kite Controlle | er - Pin Selection v1.1 May 9, 2022 | | | | | | | | | | | | | | | | | | | | |
|----------------|-------------------------------------|--------------------|-------|-------------------------|--------------------|-------------|-----|-----|-----|-----|----------|-----|---------------|-------------------------|-----------------------|----------|--------------|-----|----|----|---|
| STM32F3 Disc | covery kit with STM32F303VC MCU - | User mai | r | | | | | | | | | | | | | | | | | | |
| MCU pin | | | Board | oard function | | | | | | | | | | | | | | | | | |
| Main function | Alternate function | LQFP100 pin number | VCP | LSM303DLHC or LSM303AGR | L3GD20 or 13G4250D | Push-button | LED | SWD | USB | osc | Free I/O | ADC | Timer Related | USART2 & USART3 Related | I2C1 and I2C2 Related | Selected | Power supply | CN3 | P1 | P2 | Notes - Timers: 2, 3, 4, 15 done - END_A-D (2 per) done - SLP_A-D done - DC_IN1-2 done - CURR1-2 done - STEP_A-D done - USART2 & USART3 done - EXTRA1-3 done - DEBUG1-2, 3-4 done |
| PF10 | TIM15_CH2, SPI2_SCK | 11 | - | - | - | - | - | - | - | - | - | - | possibl | € - | - | - | - | - | - | 4 | |
| - | = | - | - | - | - | - | - | - | - | - | - | - | - | - | - | = | 5V | - | - | 1 | |
| - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | | 5V | - | - | 2 | |
| - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | | 3V | - | 1 | - | |
| - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | | 3V | - | 2 | - | |
| - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | VDD | - | - | 20 | |
| - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | GND | 3 | - | - | |
| - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | GND | - | 49 | 49 | |
| - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | - | GND | - | 50 | 50 | |
| | | | | | | | | | | | | | | | | | 7 | | | | |