


Vishay Siliconix

Dual N-Channel 30 V (D-S) MOSFET with Schottky Diode



PRODUCT SUMMARY								
	CHANNEL-1	CHANNEL-2						
V _{DS} (V)	30	30						
$R_{DS(on)}$ max. (Ω) at V_{GS} = 10 V	0.00400	0.0019						
$R_{DS(on)}$ max. (Ω) at $V_{GS} = 4.5 \text{ V}$	0.00670	0.0027						
Q _g typ. (nC)	7	17.3						
I _D (A) ^a	40	60						
Configuration	Dı	ıal						

FEATURES

• TrenchFET® Gen IV power MOSFET

 SkyFET[®] low-side MOSFET with integrated Schottky


• 100 % R_q and UIS tested

HALOGEN • Material categorization: for definitions of **FREE** compliance please see www.vishay.com/doc?99912

COMPLIANT

APPLICATIONS

- CPU core power
- Computer / server peripherals
- POL
- · Synchronous buck converter
- Telecom DC/DC



ORDERING INFORMATION	
Package	PowerPAIR 6 x 5F
Lead (Pb)-free and halogen-free	SiZF918DT-T1-GE3

ABSOLUTE MAXIMUM RATIN	IGS (T _A = 25 °C	C, unless othe	erwise noted)		
PARAMETER	SYMBOL	CHANNEL-1	CHANNEL-2	UNIT	
Drain-source voltage		V _{DS}	30	30	V
Gate-source voltage		V _{GS}	+20, -16	+16, -12	V
	$T_C = 25 ^{\circ}C$		40 a	60 ^a	
Continuous drain current (T _{.I} = 150 °C)	T _C = 70 °C	1 . [40 a	60 ^a	
Continuous drain current (1) = 150 °C)	T _A = 25 °C	l _D	23 b, c	35 ^{b, c}	
	T _A = 70 °C		18.4 b, c	28 b, c	A
Pulsed drain current (t = 100 μs)		I _{DM}	130	100	
Continuous durin dinda aument	T _C = 25 °C	,	22	60 ^a	
Continuous source-drain diode current	T _A = 25 °C	I _S	2.8 b, c	6.1 b, c	
Single pulse avalanche current	L = 0.1 mH	I _{AS}	15	18	
Single pulse avalanche energy	L = 0.1 MH	E _{AS}	11.3	16	mJ
	T _C = 25 °C		26.6	50	
Maying up a guar discipation	T _C = 70 °C		17	32	w
Maximum power dissipation	T _A = 25 °C	P _D	3.4 ^{b, c}	3.7 b, c	VV
	T _A = 70 °C	1 -	2.2 b, c	2.4 b, c	
Operating junction and storage temperate	T _J , T _{stg}	-55 to	°C		
Soldering recommendations (peak temper		26			

THERMAL RESISTANCE RAT	INGS						
PARAMETER		SYMBOL	CHAN	NEL-1	CHAN	NEL-2	UNIT
		STMBOL	TYP.	MAX.	TYP.	MAX.	UNIT
Maximum junction-to-ambient b, f	t ≤ 10 s	R _{thJA}	30	37	27	34	°C/W
Maximum junction-to-case (source)	Steady state	R _{thJC}	3.8	4.7	2	2.5	C/VV

Notes

- a. Package limited
- b. Surface mounted on 1" x 1" FR4 board
- See solder profile (www.vishay.com/doc?73257). The PowerPAIR is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components
- Maximum under steady state conditions is 77 °C/W for channel-1 and 70 °C/W for channel-2



www.vishay.com

Vishay Siliconix

Drain-source breakdown voltage V _{GS} V _{GS} = 0 V, I _D = 250 μA	, ,	-	unless otherwise noted)						
Drain-source breakdown voltage V _{DS} V _{DS} = 250 μA Ch-1 (D-2 30) (D-2 - D-2 - D	PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT	
Drain-source breakdown voltage Vos	Static			Ch 1	20	l	l		
Gate-source threshold voltage V _{OS} = V _O	Drain-source breakdown voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$			-	-		
Sate -source threshold voltage Vos Vos Vos Sab Vos Vos Sab				1		-		V	
Gate-source leakage IGSS V _{SS} = 0V, V _{SS} = 16 V, -15 V Ch-1 - - - 100 nA	Gate-source threshold voltage	V _{GS(th)}	$V_{DS} = V_{GS}, I_D = 250 \mu A$			_			
Gaste -source leakage Vos = 30 V, Vos = 16 V, -12 V Ch-2 - - 1 100 Ch-2 - 20 350 Ch-1 - - 1 100 Ch-2 - 20 350 Ch-1 - - 1 100 Ch-2 - 20 350 Ch-1 - - 1 100 Ch-2 - 20 350 Ch-1 - - 1 100 Ch-2 - 20 350 Ch-1 - - 1 100 Ch-2 - 20 350 Ch-1 - - 1 100 Ch-2 - 20 - - 100 Ch-2 - 20 - - 100 Ch-2 - 20 - 100 Ch-1 - 20 - - 100 Ch-2 - 20 - 100 Ch-2 - 20 - 100 Ch-2 - 20 100 Ch-2 100 Ch-2 - 20 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 100 Ch-2 1			$V_{DS} = 0 \text{ V. } V_{GS} = +20 \text{ V. } -16 \text{ V}$			-			
Vos = 30 V, Vos = 0 V Ch-1 - - - 1 1 1 1 1 1	Gate-source leakage	I _{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = +16 \text{ V}, -12 \text{ V}$	1	-	-		nA	
Description Section				Ch-1	-	-	1		
Vos = 30 V, Vos = 0 V, T _J = 55 °C Ch-1	Zero Gate voltage drain current	lana	V _{DS} = 30 V, V _{GS} = 0 V	Ch-2	1	20	350		
On-state drain current b Inglosis Vos. 2 5 V, Vos. 10 V On-state drain current b Inglosis Vos. 2 5 V, Vos. 10 V On-state drain current b Vos. 2 5 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V, Vos. 10 V On-state drain current b Vos. 10 V, Vos. 10 V	Zero date voltage drain editent	IDSS	$V_{DS} = 30 \text{ V. } V_{CS} = 0 \text{ V. } T_1 = 55 \text{ °C}$		-	-	-	μΛ	
On-state drain current On-state drain cur				1	-				
Prain-source on-state resistance Prain-source	On-state drain current ^b	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$			-	-	Α	
Property		B(on)				-	-		
Property of the property of				1					
Forward transconductance Page	Drain-source on-state resistance b	R _{DS(on)}		1				Ω	
Forward transconductance Part		, ,							
Provided transconductance Sqr				1					
Dynamic Dyn	Forward transconductance b	9 _{fs}		1			-	S	
Input capacitance C C C C C C C C C	Dynamic ^a		103 111,10 =111						
Channel-1 VDS = 15 V, VGS = 0 V, f = 1 MHz Ch-1 - 600 - 600 - 600 Ch-2 - 1240 - 600 Ch-2 Ch-2 - 600 Ch-2 Ch-2 Ch-2 - 600 Ch-2 Ch-2 - 600 Ch-2 Ch	-			Ch-1	-	1060	-		
$ \begin{array}{c} \text{Output capacitance} \\ \text{Reverse transfer capacitance} \\ \text{Reverse transfer capacitance} \\ \text{Reverse transfer capacitance} \\ \text{C}_{\text{rss}} \\ \text{C}_{\text{Iss}} \\ \text{ratio} \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	Input capacitance	C _{iss}	Channel 1	Ch-2	-	2650	-		
$ \begin{array}{c} \text{Reverse transfer capacitance} \\ \text{Reverse transfer capacitance} \\ \text{C_{rss}/C_{iss} ratio} \\ \\ \text{C_{rss}/C_{iss} ratio} \\ \\ \text{$T_{OLS} = 15$ V, V_{GS} = 0$ V, $f = 1$ MHz} \\ \\ \text{C_{h-1}} \\ \\ \text{C_{h-2}} \\ \\ \text{C_{h-1}} \\ \\ \text{C_{h-2}} \\ \\ \text{C_{h-1}} \\ \\ \text{C_{h-2}} \\ \\ \text{C_{h-1}} \\ \\ $$	0.15.15.55.53			Ch-1	-	600	-	nE	
$ \begin{array}{c} \text{Reverse transfer capacitance} \\ C_{rss}/C_{iss} \ ratio \\ \\ C_{rss}/C_{iss} \ ratio \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\ \\$	Output capacitance	Coss	103 10 1, 103 0 1, 1 111112	Ch-2	1	1240	-	рг	
	Reverse transfer canacitance	Cons			-	45	-		
	neverse transfer capacitance	Orss			-		-		
	Cres/Cies ratio		VDS = 10 V, VGS = 0 V, 1 = 1 WH12		-			4	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	- 133 - 133								
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$						
$ \begin{array}{c} \text{Channel-1} \\ \text{Oate-source charge} \\ \text{Oags} \\ \text{Gate-drain charge} \\ \text{Oags} \\ \text{Oathur charge} \\ \text{Oathur charge} \\ \text{Output charge} \\ \text{Output charge} \\ \text{Oass} \\ \text{Output charge} \\ \text{Oass} \\ \text{V}_{DS} = 15 \text{ V}, \text{V}_{GS} = 4.5 \text{ V}, \text{I}_{D} = 10 \text{ A} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ \text{Ch-2} \\ \text{Ch-1} \\ \text{Ch-2} \\ Ch$	Total gate charge	Q_g			-			-	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$					_				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$			$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate-source charge	Q_{gs}			-		-	nC	
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	0.1.1.1				-		-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate-drain charge	Q_{gd}	$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 10 \text{ A}$	Ch-2	-	3.5	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output charge	0	V 15 V V 0 V	Ch-1	ı	14	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Output charge	Q _{oss}	VDS = 13 V, VGS = 0 V	Ch-2	-	31	-		
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Gate resistance	Ra	f = 1 MHz					Ω	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$		· ·g			0.1				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-on delay time	t _{d(on)}	Channel-1		-				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	·	,	$V_{DD} = 15 \text{ V}, R_L = 3 \Omega$						
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rise time	t _r	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$			ł			
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn-off delay time	t _{d(off)}							
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$									
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Fall time	t _f	$I_D \cong 5 \text{ A}, V_{GEN} = 4.5 \text{ V}, R_g = 1 \Omega$		-				
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Turn on dolay time		Channel		-	10	20	ns	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	типт-оп четау шпе	^L d(on)		Ch-2	-	15	30		
Turn-off delay time $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Rise time	+	$I_D \cong 5 \text{ A, } V_{GEN} = 10 \text{ V, } R_g = 1 \Omega$		-	5	10		
Turn-off delay time $ \begin{array}{c ccccc} t_{d(off)} & Channel-2 & Ch-2 & - & 30 & 60 \\ V_{DD} = 15 \text{ V}, \text{ R}_L = 3 \Omega & Ch-1 & - & 5 & 10 \\ \hline Fall time & t_4 & I_D \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_0 = 1 \Omega \\ \end{array} $	THOO UITIO	·Г							
$V_{DD} = 15 \text{ V}, R_L = 3 \Omega$ Fall time $t_s = 10 \text{ V}, R_R = 1 \Omega$ $Ch-1 = 5 \text{ N}$ $Ch-1 = 5 \text{ N}$	Turn-off delay time	tdoff	Channel-2 $V_{DD} = 15 \text{ V, } R_L = 3 \Omega$ $I_D \cong 5 \text{ A, } V_{GEN} = 10 \text{ V, } R_D = 1 \Omega$						
Fall time $I_{D} \cong 5 \text{ A}, V_{GEN} = 10 \text{ V}, R_{0} = 1 \Omega$		-0(011)							
' Ch-2 - 5 10	Fall time	t _f				5 5	10 10		



www.vishay.com

Vishay Siliconix


SPECIFICATIONS (T _J = 25 °C, unless otherwise noted)										
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT				
Drain-Source Body Diode Characteristics										
Continuous source-drain diode current	Is	T _C = 25 °C	Ch-1	1	ı	22				
Continuous source-drain diode current	IS	1C = 23 C	Ch-2	-	ı	60	Α			
Pulse diode forward current a	1		Ch-1	-	-	130	^			
Fulse diode forward current "	I _{SM}		Ch-2	1	ı	100				
Body diode voltage	V _{SD}	$I_{S} = 5 \text{ A}, V_{GS} = 0 \text{ V}$	Ch-1	-	0.8	1.2	V			
Body diode voltage		I _S = 3 A, V _{GS} = 0 V	Ch-2	-	0.40	0.60	V			
Pady diada rayaraa raaayar tima	t _{rr}		Ch-1	-	32	70				
Body diode reverse recovery time			Ch-2	-	55	110	ns			
Dady diada wayaraa waayay ahayaa	0	Channel-1 $I_F = 10 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s, T}_1 = 25 ^{\circ}\text{C}$	Ch-1	-	24	50	nC			
Body diode reverse recovery charge	Q_{rr}	ης = 10 A, αι/αι = 100 A/μ3, 1] = 20 0 -	Ch-2	-	66	135	110			
Poverse receivery fall time	+	Observat 0	Ch-1	-	18	-				
Reverse recovery fall time	t _a	Channel-2 I _F = 5 A, di/dt = 100 A/µs, T _{.I} = 25 °C	Ch-2	-	27	-				
Poverse receivery rise time	t _b	1, 21, 22 23 130, 14, 15, 15	Ch-1	-	14	-	ns			
Reverse recovery rise time			Ch-2	-	28	-				

Notes


- a. Guaranteed by design, not subject to production testing
- b. Pulse test; pulse width $\leq 300~\mu s,~duty~cycle \leq 2~\%$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature






Source-Drain Diode Forward Voltage




0.010


On-Resistance vs. Gate-to-Source Voltage



Threshold Voltage




Single Pulse Power, Junction-to-Ambient




Safe Operating Area, Junction-to-Ambient










Power, Junction-to-Case

Note


a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit

ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000






Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case







Output Characteristics




On-Resistance vs. Drain Current




Gate Charge



Transfer Characteristics




Capacitance




On-Resistance vs. Junction Temperature







Source-Drain Diode Forward Voltage




On-Resistance vs. Gate-to-Source Voltage



Reverse Current (Schottky)





Single Pulse Power, Junction-to-Ambient



Safe Operating Area, Junction-to-Ambient








Current Derating a


Power, Junction-to-Case

a. The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit





Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package / tape drawings, part marking, and reliability data, see www.vishay.com/ppg?75963.



PowerPAIR® 6 x 5 F Case Outline



DIMENCION	MILLIMETERS		INCHES				
DIMENSION	MIN.	NOM.	MAX.	MIN.	MAX.		
Α	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00	-	0.10	0.000	-	0.004	
b	0.35	0.41	0.46	0.014	0.016	0.018	
b1	0.38 ref. 0.015 ref.						
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	4.90	5.00	5.10	0.193	0.197	0.201	
D1	3.26	3.31	3.36	0.128	0.130	0.132	
D2	4.20	4.30	4.40	0.165	0.169	0.173	
D3	4.15	4.20	4.25	0.163	0.167		
Е	5.90	6.00	6.10	0.232	0.232 0.236		
E1	2.50	2.55	2.60	0.098	0.100	0.102	
E2	0.87	0.92	0.97	0.034	0.036	0.038	
е		1.27 BSC		0.050 BSC			
e1		3.81 BSC		0.150 BSC			
K	0.52	0.57	0.62	0.020	0.022	0.024	
K1	0.69	0.74	0.79	0.027	0.029	0.031	
K2	0.60	0.65	0.70	0.024	0.026	0.028	
K3		0.60 BSC			0.024 BSC		
K4	0.50	0.55	0.60	0.020	0.022	0.024	
K5	0.25	0.30	0.35	0.010	0.012	0.014	
K6	0.40	0.45	0.50	0.016	0.018	0.020	
K7	0.35	0.40	0.45	0.014	0.016	0.018	
K8	0.30	0.35	0.40	0.012	0.014	0.016	
L	0.33	0.43	0.53	0.013	0.017	0.021	
L1	1.31	1.36	1.41	0.052	0.054	0.056	
L2		0.20 ref.			0.008 ref.		

ECN: T18-0249-Rev. B, 28-May-2018

DWG: 6043

Note

• Millimeters will govern

Revision: 28-May-2018



Legal Disclaimer Notice

Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Vishay:
SIZF918DT-T1-GE3