


2 A high PSRR ultra low drop linear regulator with reverse current protection

Datasheet - production data



Features

- Input voltage from 1.25 V to 6.0 V
- Ultra low drop: 130 mV (typ.) at 2 A load
- 1 % output accuracy at 25 °C, 2 % in full temperature range
- High PSRR: 70 dB at 1 kHz
- Reverse current protection
- 2 A guaranteed output current
- Available in fixed and adjustable output voltage version from 0.5 V with 100 mV step
- Power Good
- Internal current and thermal limit
- Operating junction temperature range: -40 °C to 125 °C
- DFN6 (3 x 3 mm) and DFN8 (4 x 4 mm) packages

Applications

- Telecom infrastructure
- Medium power POL

Description

The LD39200 provides 2 A of maximum current with an input voltage range from 1.25 V to 6.0 V, and a typical dropout voltage of 130 mV.

It is stable with ceramic capacitors on the output $(10 \mu F)$.

Typical power supply rejection ratio is 70 dB at 1 kHz and starts to roll off at 20 kHz.

The enable logic control function puts the LD39200 in shutdown mode, reducing the total current consumption to 10 nA (typ.).

Power Good flag is available on a dedicated pin.

The device also includes reverse current protection, short-circuit constant current limit and thermal protection.

Typical applications are for Telecom infrastructure and consumer.


Con	tents
-----	-------

1	Block d	liagram	3
2	Pin con	figuration and description	4
3		application	
4	Maximu	ım ratings	6
5	Electric	eal characteristics	7
6	Applica	tion information	11
	6.1	Thermal and short-circuit protections	11
	6.2	Output voltage setting for ADJ version	11
	6.3	Enable pin	11
	6.4	Power Good pin (PG)	11
	6.5	Reverse current protection	12
7	Typical	performance characteristics	13
8	Packag	e information	18
	8.1	DFN6 (3 x 3 mm) package information	19
	8.2	DFN6 (3 x 3 mm) packing information	21
	8.3	DFN8 (4 x 4 mm) package information	23
	8.4	DFN8 (4 x 4 mm) packing information	25
9	Orderin	g information	27
10	Revisio	n history	28

LD39200 Block diagram

1 Block diagram

Figure 1: Block diagram



2 Pin configuration and description

Figure 2: Pin configuration (top view)




Table 1: DFN6 (3 x 3 mm) package pin description

Pin name	Pin number	Description
IN	6	Input voltage
GND	3	Ground
EN	5	Enable pin. The device is in OFF state when this pin is pulled low
ADJ/sense (1)	2	Adjustable pin on ADJ version can be connected to external resistor divider to set the output voltage. Output sense pin on the fixed version has to be connected to V _{OUT}
OUT	1	Output voltage
PG	4	Power Good
GND	Exposed pad	Exposed pad should be connected to GND

Notes:

⁽¹⁾The output sense pin of the fixed version has to be connected to the output pin for proper operation.

Table 2: DFN8 (4 x 4 mm) package pin description

Pin name	Pin number	Description
IN ⁽¹⁾	7,8	Input voltage
GND	4	Ground
EN	6	Enable pin. The device is in OFF state when this pin is pulled low
ADJ/sense (2)	3	Adjustable pin on ADJ version can be connected to external resistor divider to set the output voltage. Output sense pin on the fixed version has to be connected to Vout
OUT (3)	1,2	Output voltage
PG	5	Power Good
GND	Exposed pad	Exposed pad should be connected to GND

Notes:

4

⁽¹⁾Both of input pins have to be connected together on the board.


⁽²⁾The output sense pin of the fixed version has to be connected to the OUT pin for proper operation.

 $^{^{(3)}}$ Both of output pins have to be connected together on the board.

LD39200 Typical application

3 Typical application

Figure 3: LD39200 typical application schematic





R1 and R2 are calculated according to the following formula: R1 = R2 x (V_{OUT} / V_{ADJ}). Recommended value for C_{IN} and C_{OUT} is 10 μ F.

Maximum ratings LD39200

4 Maximum ratings

Table 3: Absolute maximum ratings

Symbol	Parameter	Value	Unit
VIN	Input supply voltage	-0.3 to 7	V
V_{ADJ}	Adjustable voltage	-0.3 to 2	V
Vout /Vsense	Output voltage/output sense voltage	-0.3 to 7	V
Іоит	Output current	Internally limited	Α
EN	Enable pin voltage	-0.3 to 7	V
PG	Power Good pin voltage	-0.3 to 7	V
P _D	Power dissipation	Internally limited	W
ESD	Charge device model	±500	V
E2D	Human body model	±2000	V
T _{J-OP}	Operating junction temperature	-40 to 125	°C
T _{J-MAX}	Maximum junction temperature	150	°C
T _{STG}	Storage temperature	-55 to 150	°C



Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4: Thermal data

Symbol	Parameter	DFN6 (3 x 3 mm)	DFN8 (4 x 4 mm)	Unit
Rтнлс	Junction-to-case thermal resistance	10	4	90.00
Rтнја	Junction-to- ambient thermal resistance	55	40	°C/W

5 Electrical characteristics

(TJ = 25 °C, VIN = VOUT+1 V; VOUT = VADJ; CIN = 10 $\mu F;$ COUT = 10 $\mu F;$ IOUT = 10 mA; VEN = VIN)

Table 5: Electrical characteristics, adjustable version

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VIN	Operating input voltage range		1.25		6.0	V
.,	Adjustable pin voltage			0.5		V
V _{ADJ}	Adjustable pin	T _J = 25 °C	-1.0		1.0	%
	voltage accuracy	-40 °C < T _J < 125 °C	-2.0		2.0	70
l _{ADJ}	Adjustable pin current	-40 °C < T _J < 125 °C		100		nA
ΔV _{ADJ} %/Δ _{VIN}	Static line regulation	V _{OUT} + 1 V < V _{IN} < 6.0 V; T _J = 25 °C		0.01		%/V
	regulation	-40 °C < T _J < 125 °C			0.2	
$\Delta V_{ m ADJ}\%/\Delta_{ m IOUT}$	Static load	0 mA < I _{OUT} < 2 A; T _J = 25 °C		0.1		%/A
	regulation	-40 °C < T _J < 125 °C			0.4	
		V _{IN} = 1.4 V; I _{OUT} = 1 A; -40 °C < T _J < 125 °C		120	250	
V _{DROP}	Dropout voltage	V _{IN} = 2.5 V; I _{OUT} = 2 A; -40 °C < T _J < 125 °C		135	250	mV
		V _{IN} = 5.3 V; I _{OUT} = 2 A; -40 °C < T _J < 125 °C		110	250	
eN	Output noise voltage	Vout = V _{ADJ} ; f = 10 Hz to 100 kHz		45		μV _{RMS} / V _{OUT}
eN	Output noise voltage	$\begin{split} &V_{\text{IN}} = V_{\text{OUT}} + 0.4 \text{ V}; \\ &I_{\text{OUT}} = 700 \text{ mA}; \\ &C_{\text{IN}} = C_{\text{OUT}} = 10 \text{ uF}; \\ &R2 = 10 \text{ k}\Omega; \\ &R1 = (V_{\text{OUT}} - 0.5) \text{ x } 20 \text{ k}\Omega; \\ &C_{\text{byp}} = 470 \text{ nF} \end{split}$		24		μVrms
SVR	Supply voltage	$V_{OUT} = 1.8 \text{ V};$ $V_{IN} = V_{OUT} + 0.5 \text{ V};$ $C_{OUT} = 10 \text{ µF};$ $I_{OUT} = 10 \text{ mA};$ $T_{J} = 25 \text{ °C}; f = 1 \text{ kHz}$		70		dB
SVK	rejection	$V_{OUT} = 1.8 \text{ V};$ $V_{IN} = V_{OUT} + 0.5 \text{ V};$ $C_{OUT} = 10 \mu\text{F};$ $I_{OUT} = 10 m\text{A};$ $I_{J} = 25 \text{ °C}; f = 100 \text{ kHz}$		50		uв

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		$V_{OUT} = 1.8 \text{ V};$ $V_{IN} = V_{OUT} + 0.5 \text{ V};$ $C_{OUT} = 10 \mu\text{F};$ $I_{OUT} = 10 m\text{A} \text{ ; } T_{J} = 25 ^{\circ}\text{C};$ f = 500 kHz		50		J.
		$V_{OUT} = 1.8 \text{ V};$ $V_{IN} = V_{OUT} + 0.5 \text{ V};$ $C_{OUT} = 10 \mu\text{F};$ $I_{OUT} = 10 m\text{A}; T_{J} = 25 ^{\circ}\text{C};$ f = 1 MHz		40		dB
		Iоит = 0 A		100		μΑ
	Quiescent	I _{OUT} = 0 A; -40 °C < T _J < 125 °C			300	
ΙQ	current	louт = 2 A;		1		mA
		I _{OUT} = 2 A; -40 °C < T _J < 125 °C			3	
	Shutdown current	Ven = 0; Vin = 6 V		10		nA
Isc	Short-circuit current	V _{OUT} = 0 V		3.5		Α
I _{MIN}	Minimum output current				0	Α
V _{EN}	Enable input logic low	1.25 V < V _{IN} < 6.0 V			0.5	V
VEN	Enable input logic high	-40 °C < TJ < 125 °C	1.2			V
I _{EN}	Enable pin input current	$V_{EN} = V_{IN};$ 1.25 < V_{IN} < 6.0 V		10		nA
	Power Good	Rising edge		0.92*V _{out}		
	output threshold	Falling edge		0.8*V _{out}		,,,
PG	Power Good output voltage low	Isink = 6 mA open drain output			0.4	V
T _{SHDN}	Thermal shutdown			170		°C
	Hysteresis			20		

Notes:

 $^{(1)}$ Dropout voltage is the input-to-output voltage difference at which the output voltage is 100 mV below its nominal value; this specification does not apply to nominal output voltages below 1.2 V.

LD39200 Electrical characteristics

 $(T_J = 25 \ ^{\circ}C, \ V_{IN} = V_{OUT} + 1 \ V; \ C_{IN} = 10 \ \mu F; \ C_{OUT} = 10 \ \mu F; \ I_{OUT} = 10 \ mA; \ V_{EN} = V_{IN})$

Table 6: Electrical characteristics, fixed version

V _{IN} Operating input voltage range 1.25 6.0 V Vout Output voltage accuracy T _J = 25 °C -1.0 1.0 9 ΔνΑΔΩΘΑ/ΔΑΙΝΙ Static line regulation Vout + 1 V < Vin < 6.0 V; T _J = 2.0 0.01 % ΔνΑΔΩΘΑ/ΔΑΙΝΙ Static load regulation 0 mA < lout < 2 A; T _J = 25 °C 0.01 96/A VDROP Dropout voltage Vout = 3.3 V; lout = 2 A; A ₁ + 40 °C < T _J < 125 °C 0.4 96/A eN Output noise voltage Vout = 3.3 V; lout = 2 A; A ₁ < 40 °C < T _J < 125 °C 130 250 mV eN Output noise voltage Vout = 1.8 V; Vin < Vout + 0.5 V; Cout = 10 µF; lout = 10 mA; Ti = 25 °C; f = 1 kHz 70 10 Hz to 100 kHz; Vin < Vout + 1.8 V; Vin < Vout	Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vout accuracy -40 °C < T_J < 125 °C -2.0 2.0 % -40 °C < T_J < 125 °C -2.0 0.01	-	'		1.25			V
AVADJ#S/ΔVIN Static line regulation Vour + 1 V < Vin < 6.0 V; Double Vour + 1 V < Vin < 6.0 V; Double Vour + 1 V < Vin < 6.0 V; Double Vour + 1 V < Vin < 6.0 V; Double Vour + 1 V < Vin < 6.0 V; Double Vour < 2 A; Double	Vouт						%
ΔVADJ®/ΔiouT Static load regulation 0 mA < louT < 2 A; TJ = 25 °C	Δνασμ%/Δνίν	-	V _{OUT} + 1 V < V _{IN} < 6.0 V;	-2.0	0.01	2.0	%/V
ΔVADJPV/ΔίουΤ Static load regulation TJ = 25 °C 0.05 %/A VDROP Dropout voltage Vour = 3.3 V; lour = 2 A; -40 °C < TJ < 125 °C			-40 °C < T _J < 125 °C			0.1	
Vorder Dropout voltage Vour = 3.3 V; Iour = 2 A; -40 °C < T_J < 125 °C 130 250 mV	$\Delta_{ extsf{VADJ}}$ $\!$	Static load regulation	· · · · · · · · · · · · · · · · · · ·		0.05		%/A
Norm			-40 °C < T _J < 125 °C			0.4	
SVR Supply voltage rejection Supply voltage rejection Quiescent current Io MA; Iou = 10 Hz to 100 kHz; Vout = 1.8 V; Vin = Vout + 0.5 V; Cout = 10 μF; Iout = 10 mA; Tj = 25 °C; f = 1 kHz Vout = 1.8 V; Vin = Vout + 0.5 V; Cout = 10 μF; Iout = 10 mA; Tj = 25 °C; f = 100 kHz Vout = 1.8 V; Vin = Vout + 0.5 V; Cout = 10 μF; Iout = 10 mA; Tj = 25 °C; f = 500 kHz Vout = 1.8 V; Vin = Vout + 0.5 V; Cout = 10 μF; Iout = 10 mA; Tj = 25 °C; f = 500 kHz Vout = 1.8 V; Vin = Vout + 0.5 V; Cout = 10 μF; Iout = 10 mA; Tj = 25 °C; f = 1 MHz Iout = 10 mA; Tj = 25 °C; f = 1 MHz Iout = 0 A Iout = 0 A Iout = 0 A; -40 °C < Tj < 125 °C Iout = 2 A; -40 °C < Tj < 125 °C Shutdown current Ven = 0; Vin = 6 V Iout = 6 V In ma	Vdrop	Dropout voltage			130	250	mV
$SVR \begin{cases} V_{IN} = V_{OUT} + 0.5 \ V; \\ C_{OUT} = 10 \ \mu F; \\ I_{OUT} = 10 \ mA; \\ T_{J} = 25 \ ^{\circ}C; f = 1 \ kHz \\ \end{cases} \\ V_{OUT} = 1.8 \ V; \\ V_{IN} = V_{OUT} + 0.5 \ V; \\ C_{OUT} = 10 \ \mu F; \\ I_{OUT} = 10 \ mA; \\ T_{J} = 25 \ ^{\circ}C; f = 100 \ kHz \\ \end{cases} \\ V_{OUT} = 1.8 \ V; \\ V_{IN} = V_{OUT} + 0.5 \ V; \\ C_{OUT} = 10 \ \mu F; \\ I_{OUT} = 10 \ mA; \\ T_{J} = 25 \ ^{\circ}C; f = 500 \ kHz \\ \end{cases} \\ V_{OUT} = 1.8 \ V; \\ V_{IN} = V_{OUT} + 0.5 \ V; \\ C_{OUT} = 10 \ \mu A; \\ T_{J} = 25 \ ^{\circ}C; f = 500 \ kHz \\ \end{cases} \\ V_{OUT} = 1.8 \ V; \\ V_{IN} = V_{OUT} + 0.5 \ V; \\ C_{OUT} = 10 \ \mu A; \\ I_{OUT} = 10 \ mA; \\ T_{J} = 25 \ ^{\circ}C; f = 1 \ MHz \\ \end{cases} \\ \begin{cases} I_{OUT} = 10 \ mA; \\ I_{OUT} = 10 \ mA; \\ I_{OUT} = 0 \ A; \\ -40 \ ^{\circ}C < T_{J} < 125 \ ^{\circ}C; \\ \end{cases} \\ \begin{cases} I_{OUT} = 2 \ A; \\ -40 \ ^{\circ}C < T_{J} < 125 \ ^{\circ}C; \\ \end{cases} \\ \end{cases} $	eN	Output noise voltage	· ·		40		µVRMS/VOUT
$SVR Supply \ voltage \\ rejection V_{IN} = V_{OUT} + 0.5 \ V; \\ C_{OUT} = 10 \ \mu F; \\ lout = 10 \ mA; \\ T_J = 25 \ ^{\circ}C; f = 100 \ kHz \\ V_{OUT} = 1.8 \ V; \\ V_{IN} = V_{OUT} + 0.5 \ V; \\ C_{OUT} = 10 \ \mu F; \\ lout = 10 \ mA; \\ T_J = 25 \ ^{\circ}C; f = 500 \ kHz \\ \hline V_{OUT} = 1.8 \ V; \\ V_{OUT} = 10 \ mA; \\ V_{OUT} = 1.0 \ \mu F; \\ lout = 10 \ mA; \\ T_J = 25 \ ^{\circ}C; f = 1 \ mHz \\ \hline I_{OUT} = 10 \ mA; \\ T_J = 25 \ ^{\circ}C; f = 1 \ mHz \\ \hline I_{OUT} = 0 \ A; \\ -40 \ ^{\circ}C < T_J < 125 \ ^{\circ}C \\ \hline I_{OUT} = 2 \ A; \\ -40 \ ^{\circ}C < T_J < 125 \ ^{\circ}C \\ \hline Shutdown \ current Ven = 0; Vin = 6 \ V \qquad 50 \qquad nA \\ \hline $			$V_{\text{IN}} = V_{\text{OUT}} + 0.5 \text{ V};$ $C_{\text{OUT}} = 10 \mu\text{F};$ $I_{\text{OUT}} = 10 \text{ mA};$		70		
$V_{OUT} = 1.8 \ V; \\ V_{IN} = V_{OUT} + 0.5 \ V; \\ C_{OUT} = 10 \ \mu F; \\ I_{OUT} = 10 \ mA; \\ T_{J} = 25 \ ^{\circ}C; f = 500 \ kHz \\ V_{OUT} = 1.8 \ V; \\ V_{IN} = V_{OUT} + 0.5 \ V; \\ C_{OUT} = 10 \ \mu F; \\ I_{OUT} = 10 \ mA; \\ T_{J} = 25 \ ^{\circ}C; f = 1 \ MHz \\ I_{OUT} = 10 \ mA; \\ T_{J} = 25 \ ^{\circ}C; f = 1 \ MHz \\ I_{OUT} = 0 \ A \\ I_{OUT} = 0 \ A; \\ -40 \ ^{\circ}C < T_{J} < 125 \ ^{\circ}C \\ I_{OUT} = 2 \ A; \\ -40 \ ^{\circ}C < T_{J} < 125 \ ^{\circ}C \\ Shutdown current \\ Ven = 0; Vin = 6 \ V \\ 50 \\ nA \\ I_{OUT} = 0 \ A$	0.45	Supply valtage	$V_{\text{IN}} = V_{\text{OUT}} + 0.5 \text{ V};$ $C_{\text{OUT}} = 10 \mu\text{F};$ $I_{\text{OUT}} = 10 \text{mA};$		50		
$V_{IN} = V_{OUT} + 0.5 \ V; \\ C_{OUT} = 10 \ \mu F; \\ I_{OUT} = 10 \ mA \ ; \\ T_{J} = 25 \ ^{\circ}C; \ f = 1 \ MHz \\ \\ I_{OUT} = 0 \ A \\ I_{OUT} = 0 \ A \\ I_{OUT} = 0 \ A; \\ -40 \ ^{\circ}C < T_{J} < 125 \ ^{\circ}C \\ \\ I_{OUT} = 2 \ A; \\ I_{OUT} = 2 \ A; \\ -40 \ ^{\circ}C < T_{J} < 125 \ ^{\circ}C \\ \\ Shutdown \ current \\ Ven = 0; \ Vin = 6 \ V \\ \\ I_{OUT} = 6 \ V \\ I_{OUT} = 10 \ A; \\ I_{OUT} = 2 \ A; \\ I_{$	SVK		$V_{\text{IN}} = V_{\text{OUT}} + 0.5 \text{ V};$ $C_{\text{OUT}} = 10 \mu\text{F};$ $I_{\text{OUT}} = 10 \text{ mA};$		50		д ав
$I_{Q} \begin{tabular}{ll} I_{Q} \\ I_$			$V_{\text{IN}} = V_{\text{OUT}} + 0.5 \text{ V};$ $C_{\text{OUT}} = 10 \mu\text{F};$ $I_{\text{OUT}} = 10 \text{mA};$		40		
$\begin{tabular}{lllllllllllllllllllllllllllllllllll$			I _{OUT} = 0 A		100		μA
$\begin{tabular}{ l l l l l l l l l l l l l l l l l l l$		Outros and a second	· ·			300	
$-40 ^{\circ}\text{C} < \text{T}_{\text{J}} < 125 ^{\circ}\text{C}$ Shutdown current	ΙQ	Quiescent current	lоuт = 2 A;		1		mA
			· ·			3	
Isc Short-circuit current Vour = 0 V 3.5		Shutdown current	Ven = 0; Vin = 6 V		50		nA
130 Short directions voul = 0 v	I _{SC}	Short-circuit current	V _{OUT} = 0 V		3.5		А

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{MIN}	Minimum output current				0	Α
V	Enable input logic low	1.25 V < V _{IN} < 6.0 V			0.5	V
V _{EN}	Enable input logic high	-40 °C < T _J < 125 °C	1.2			V
I _{EN}	Enable pin input current	V _{EN} = V _{IN} ; 1.25 < V _{IN} < 6.0 V		10		nA
	Power Good output	Rising edge		0.92*V _{OUT}		
PG	threshold	Falling edge		0.8*V _{OUT}		V
	Power Good output voltage low	Isink = 6 mA open drain output			0.4	•
Tours	Thermal shutdown			170		°C
T _{SHDN}	Hysteresis			20		C

6 Application information

6.1 Thermal and short-circuit protections

The LD39200 is self-protected from short-circuit conditions and overtemperature. When the output load is higher than the one supported by the device, the output current rises until the limit of typically 3.5 A is reached; at this point the current is kept constant even when the load impedance is zero. The thermal protection acts when the junction temperature reaches 170 °C. The IC enters the shutdown status. As soon as the junction temperature falls again below 150 °C the device starts working again. In order to calculate the maximum power the device can dissipate, keeping the junction temperature below T_{J-OP}, the following formula is used:

Equation 1

$$P_{DMAX} = (125 - T_{AMB}) / R_{THJ-A}$$

6.2 Output voltage setting for ADJ version

In the adjustable version, the output voltage can be set from 0.5 V up to the input voltage minus the voltage drop across the pass transistor (dropout voltage), by connecting a resistor divider between the ADJ pin and the output, allowing remote voltage sensing. The resistor divider can be selected using the following equation:

Equation 2

$$V_{OUT} = V_{ADJ} (1 + R1 / R2)$$
, with $V_{ADJ} = 0.5 V$ (typ.)

6.3 Enable pin

The LD39200 features an enable function. When the EN voltage is higher than 1.2 V the device is ON, and if it is lower than 0.5 V the device is OFF. In shutdown mode, the total current consumption is 10 nA (typ). The EN pin does not have an internal pull-up, therefore it cannot be left floating if it is not used.

6.4 Power Good pin (PG)

Some applications require a flag showing that the output voltage is in the correct range. Power Good threshold depends on the output voltage. When the output voltage is higher than $0.92*V_{OUT(nom)}$, the PG pin goes to high impedance. If the output voltage is below $0.80*V_{OUT(nom)}$ the PG pin goes to low impedance. If the device works well, the PG pin is at high impedance.


6.5 Reverse current protection


The device avoids the reverse current to flow from the output to the input during any operating condition (EN=0 or EN=1, V_{IN>}V_{OUT+}V_{DROP}). During fast turn-on/off this function prevents a big current from flowing to the input. Moreover it is used to avoid the reverse current to flow from the output pin to the input one, when other power supplies, providing a voltage higher than the input voltage, are connected to the output pin. If a power supply, providing a voltage lower than LDO output voltage, is connected to OUT pin, LDO works in current protection, causing high power dissipation inside the device.


When the device is disabled (EN=low) and $V_{OUT}>0$ V, a small current (few μA) is sunk from the OUT pin.


7 Typical performance characteristics


(The following plots are referred to the typical application circuit and, unless otherwise noted, at $T_A = 25 \, ^{\circ}\text{C}$)


















































Figure 22: Enable startup, V_{in} = 6 V, I_{out} = 2 A

V_{IN}


V_{EN}


I_{OUT}


V_{OUT}

V_{IN} = 6 V, V_{EN} = from 0 to V_{IN}, I_{OUT} = 1 A, V_{OUT} = V_{REP} C_{IN} = C_{OUT} = 10 µF, C_{BYP} = 0 nF


GIPG080420141423MT







577





GIPG140420141405MT

Package information LD39200

8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.

LD39200 Package information

8.1 DFN6 (3 x 3 mm) package information

Figure 28: DFN6 (3 x 3 mm) package outline





Table 7: DFN6 (3 x 3 mm) mechanical data

Dim.	,	mm	
Dilli.	Min.	Тур.	Max.
А	0.80		1
A1	0	0.02	0.05
А3		0.20	
b	0.23		0.45
D	2.90	3	3.10
D2	2.23		2.50
E	2.90	3	3.10
E2	1.50		1.75
е		0.95	
L	0.30	0.40	0.50


Figure 29: DFN6 (3 x 3 mm) recommended footprint (all dimensions are in mm)



LD39200 Package information

8.2 DFN6 (3 x 3 mm) packing information

Figure 30: DFN6 (3 x 3 mm) tape outline



Package information LD39200

Figure 31: DFN6 (3 x 3 mm) reel outline




Table 9: DFN6 (3 x 3 mm) tape and reel mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
A0	3.20	3.30	3.40
В0	3.20	3.30	3.40
K0	1	1.10	1.20

LD39200 Package information

8.3 DFN8 (4 x 4 mm) package information

Figure 32: DFN8 (4 x 4 mm) package outline





Table 8: DFN8 (4 x 4 mm) mechanical data

, , , , , , , , , , , , , , , , , , , ,			
Dim.	mm		
	Min.	Тур.	Max.
А	0.80	0.90	1
A1	0	0.02	0.05
A3		0,20	
b	0.23	0.30	0.38
D	3.90	4	4.10
D2	2.82	3	3.23
E	3.90	4	4.10
E2	2.05	2.20	2.30
е		0.80	
L	0.40	0.50	0.60


Figure 33: DFN8 (4 x 4 mm) recommended footprint (all dimensions are in mm)



LD39200 Package information

8.4 DFN8 (4 x 4 mm) packing information

Figure 34: DFN8 (4 x 4 mm) tape outline (all dimensions are in mm)



Package information LD39200

Figure 35: DFN8 (4 x 4 mm) reel outline




Table 10: DFN8 (4 x 4 mm) reel mechanical data

Tuble 10. Bi 110 (4 x 4 mm) reof meditalical data			
Dim.	mm		
	Min.	Тур.	Max.
А			330
С	12.8	13.0	13.2
D	20.2		
N	60		
Т			22.4

9 Ordering information

Table 11: Order codes

DFN6 (3 x 3 mm)	DFN8 (4 x 4 mm)	Output voltage
LD39200PUR	LD39200DPUR	ADJ
LD39200PU33R		3.3 V

Revision history LD39200

10 Revision history

Table 12: Document revision history

Date	Revision	Changes	
08-Jul-2014	1	Initial release.	
06-Jul-2017	2	Updated <i>Table 11:</i> "Order codes". Minor text changes.	

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved



Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

STMicroelectronics:

LD39200DPUR LD39200PU33R LD39200PUR