

# **JEDEC STANDARD**

---

**PMIC5100 Power Management IC Standard**

---

**JESD301-2  
Rev. 1.03**

**October 2022**

---

**JEDEC SOLID STATE TECHNOLOGY ASSOCIATION**



## NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to [www.jedec.org](http://www.jedec.org) under Standards and Documents for alternative contact information.

Published by  
©JEDEC Solid State Technology Association 2022  
3103 North 10th Street  
Suite 240-S  
Arlington, VA 22201-2107

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

### **PRICE: Contact JEDEC**

Printed in the U.S.A.  
All rights reserved

PLEASE!

DON'T VIOLATE  
THE  
LAW!

This document is copyrighted by JEDEC and may not be reproduced  
without permission.

For information, contact:

JEDEC Solid State Technology Association  
3103 North 10th Street  
Suite 240-S  
Arlington, VA 22201-2107

or refer to [www.jedec.org](http://www.jedec.org) under Standards-Documents/Copyright Information.

This page intentionally left blank

Monolithic Power Systems

## PMIC5100 POWER MANAGEMENT IC STANDARD

### Contents

---

	Pages
1 Scope.....	1
1.1 Device Standard .....	1
1.1.1 Description.....	1
1.1.2 Common Feature Summary.....	2
2 PMIC Pin List and Package.....	3
2.1 Pin List .....	3
2.2 Package .....	4
2.2.1 Flip Chip QFN Package (3 mm x 4 mm).....	4
2.2.2 Mechanical Drawing.....	4
2.2.3 Pinout (FC QFN Package - 28 Pins).....	7
3 Electrical Characteristics .....	9
3.1 Input Supply Electrical Characteristics.....	9
3.2 Switch Regulator Output Electrical Characteristics.....	10
3.3 LDO Output Regulator Characteristics.....	11
3.4 I2C or I3C Basic DC and AC Electrical Characteristics.....	12
3.5 Measurement Condition.....	16
3.6 PMIC AC Timing Parameters.....	17
3.7 Absolute Maximum Ratings .....	18
3.8 ESD Requirements .....	18
3.9 Thermal Characteristics .....	19
4 Performance Characteristics .....	20
4.1 Efficiency .....	20
4.1.1 Efficiency with Inductor Footprint.....	20
4.2 Inductor Specification.....	20
4.2.1 Mechanical Specification .....	20
4.2.2 Electrical Specification.....	22
5 DDR5 DIMM Schematic .....	23
6 Functional Operation .....	28
6.1 PMIC Input Voltage Supply and Ramp Condition .....	28
6.2 Power Up Initialization Sequence .....	28
6.2.1 Power Up Sequence.....	29
6.3 PMIC Output Rail Turn On Timing.....	34
6.4 Secure Mode and Programmable Mode of Operation.....	35
6.5 Power Down Output Regulators .....	36
6.5.1 Programmable Mode Operation; R1A[4] = '0' .....	36
6.5.2 Programmable Mode Operation; R1A[4] = '1' .....	38
6.5.3 Secure Mode Operation; R1A[4] = '0' .....	41
6.5.4 Secure Mode Operation; R1A[4] = '1' .....	42
6.6 PMIC Output Rail Off Timing.....	46

---

**Contents (cont'd)**

6.6.1 Power Down Output Regulators During Power On Sequence .....	46
6.7 Power Good (PWR_GOOD) Signal.....	47
6.7.1 PWR_GOOD as Output Only Signal .....	47
6.7.2 PWR_GOOD as Input and Output Signal .....	48
6.8 Idle State and Quiescent Power State.....	50
6.9 GSI_n Signal .....	53
6.10 Function Interrupt - PWR_GOOD and GSI_n Output Signals.....	53
6.10.1 Input Over Voltage Protection.....	55
6.10.2 Output Power Good Status .....	56
6.10.3 Output Over Voltage Protection .....	57
6.10.4 Output Under Voltage and VIN_Bulk Under Voltage Lockout Protection .....	57
6.10.5 Output Current Limiter Warning Event.....	58
6.10.6 Output High Current Consumption Warning Event.....	59
6.10.7 PMIC High Temperature Warning and Critical Temperature Protection .....	59
6.10.8 Packet Error Code (PEC) and Parity Error Event.....	60
6.11 Analog to Digital Converter (ADC).....	60
6.12 PMIC Address ID (PID).....	61
6.13 Error Injection .....	61
6.14 I2C and I3C Basic Operation .....	61
6.15 Device Interface - Protocol .....	62
6.15.1 Management Bus .....	62
6.15.2 Switch from I2C mode to I3C Basic Mode .....	62
6.15.3 Switch from I3C Basic Mode to I2C mode .....	62
6.16 I2C Target Protocol.....	63
6.16.1 Write Operation Data Packet.....	63
6.16.2 Read Operation Data Packet.....	63
6.16.3 Default Read Address Pointer Mode .....	64
6.17 I3C Basic Target Protocol.....	65
6.17.1 Write Operation Data Packet.....	65
6.17.2 Read Operation Data Packet.....	67
6.17.3 Default Read Address Pointer Mode .....	71
6.17.4 In Band Interrupt (IBI) .....	77
6.17.4.1 Mechanics of In Band Interrupt Generation .....	78
6.17.4.2 Interrupt Arbitration .....	80
6.17.4.3 Clearing IBI Status and Device Status Registers .....	81
6.17.5 Packet Error Check Function.....	81
6.17.6 Parity Error Check Function.....	82
6.17.7 Packet Error Check and Parity Error Handling .....	82
6.17.7.1 Write Command Data Packet Error Handling - PEC Disabled .....	82
6.17.7.2 Read Command Data Packet Error Handling - PEC Disabled .....	83
6.17.7.3 Write Command Data Packet Error Handling - PEC Enabled .....	84
6.17.7.4 Read Command Data Packet Error Handling - PEC Enabled .....	85

---

**Contents (cont'd)**

6.17.8 CCC Packet Error Handling .....	87
6.17.9 Error Reporting.....	87
6.17.10 I3C Basic Common Command Codes (CCC) .....	87
6.17.10.1 ENEC CCC .....	88
6.17.10.2 DISEC CCC .....	90
6.17.10.3 RSTDAA CCC .....	92
6.17.10.4 SETAASA CCC .....	92
6.17.10.5 GETSTATUS CCC .....	93
6.17.10.6 DEVCAP CCC .....	94
6.17.10.7 SETHID CCC .....	95
6.17.10.8 DEVCTRL CCC .....	96
6.17.10.8.1 DEVCTRL CCC Examples - RegMod = '0' .....	99
6.17.10.8.2 DEVCTRL CCC Examples - RegMod = '1' .....	101
6.17.11 IO Operation.....	102
6.17.12 Bus Clear .....	103
6.17.13 Bus Reset.....	103
6.17.14 Command Truth Table.....	104
7 Volatile Registers Space .....	105
7.1 Access Mechanism.....	105
7.1.1 Register Attribute Definition .....	105
7.2 Registers.....	106
7.2.1 Register Map Breakdown .....	106
7.2.2 Memory Protection .....	106
7.2.3 Steps to Access DIMM Vendor Registers.....	106
7.2.4 Steps to Change DIMM Vendor Region Password.....	106
7.2.5 Steps to Burn or Program DIMM Vendor Region Registers.....	107
7.2.6 Host Region Register Map .....	107
7.2.7 Register Definition .....	112
7.2.7.1 Status Registers .....	112
7.2.7.2 Clear Registers .....	122
7.2.7.3 Mask Registers .....	127
7.2.7.4 Threshold Registers .....	131
7.2.7.5 Error Injection Registers .....	152
7.2.7.6 Password Input and Command Code .....	153

**Contents (cont'd)****List of Figures**

	<b>Pages</b>
Figure 1 — QFN Package Mechanical Drawing .....	4
Figure 2 — QFN Package Mechanical Drawing - Detail Dimensions .....	5
Figure 3 — Recommended PCB Pattern (Units: mm) .....	6
Figure 4 — FC QFN Package Pinout - 28 Pins (Top View) .....	7
Figure 5 — FC QFN Package Pinout - 28 Pins (Bottom View) .....	8
Figure 6 — I2C or I3C Basic Bus AC Input Timing Parameter Definition .....	14
Figure 7 — I3C Basic Bus AC Output Timing Parameter Definition .....	15
Figure 8 — I2C Bus AC Output Timing Parameter Definition .....	15
Figure 9 — Output Slew Rate and Output Timing Reference Load .....	15
Figure 10 — Output Slew Rate Measurement Points .....	15
Figure 11 — Input Rise and Fall Timing Parameter Definition .....	16
Figure 12 — AC Measurement Waveform .....	16
Figure 13 — Impulse Waveform for EOS Test (IEC 61000-4-5) .....	19
Figure 14 — Reference Drawing and Recommended Land Pattern; SWA, SWB .....	21
Figure 15 — Reference Drawing and Recommended Land Pattern; SWC .....	21
Figure 16 — Dual Phase Regulator - DDR5 DIMM Schematic .....	23
Figure 17 — Single Phase Regulator - DDR5 PMIC Schematic .....	24
Figure 18 — DDR5 DIMM PMIC Layout Example - Top Layer .....	26
Figure 19 — DDR5 DIMM PMIC Layout Example - Bottom Layer .....	27
Figure 20 — Power Up Sequence; VR_EN Pin High after VIN_Bulk Ramp; No Bus Command .....	29
Figure 21 — Power Up Sequence; VR_EN Pin High before VIN_Bulk Ramp; No Bus Command .....	30
Figure 22 — Power Up Sequence; VR_EN Pin High during VIN_Bulk Ramp; No Bus Command .....	31
Figure 23 — PMIC Power Up Sequence; with Bus Command .....	32
Figure 24 — PMIC Power Up Sequence; with VR_EN Pin followed by Bus Command .....	33
Figure 25 — PMIC Power On Timing .....	34
Figure 26 — Power Down with VR_EN Pin; R1A[4]=0; Program Mode; PWR_GOOD Signal .....	37
Figure 27 — Power Down with VR_DIS; R1A[4]=0; Program. Mode; PWR_GOOD Signal .....	38
Figure 28 — Power Down with VR_EN Pin; R1A[4]=1; Program. Mode; PWR_GOOD Signal .....	40
Figure 29 — Power Down with VR_DIS; R1A[4]=1; Program. Mode; PWR_GOOD Signal .....	41
Figure 30 — Power Down with VR_EN Pin; R1A[4]=0; Secure Mode; PWR_GOOD Signal .....	43
Figure 31 — VR_DIS or VR_EN CMD on Bus; R1A[4]=x; Secure Mode; PWR_GOOD Signal .....	44
Figure 32 — Power Down with VR_EN Pin; R1A[4]=1; Secure Mode; PWR_GOOD Signal .....	45
Figure 33 — PMIC Power Off Timing Due to Internal Fault Condition .....	46
Figure 34 — State Definition and Transitions .....	50
Figure 35 — Target Open Drain (ACK) to Controller Push Pull Hand Off Operation .....	73
Figure 36 — Controller Open Drain (ACK) to Target Push Pull Hand Off Operation .....	74
Figure 37 — Controller Push Pull to Target Open Drain Hand Off Operation .....	75
Figure 38 — T=1; Controller Ends Read with Repeated START and STOP Waveform .....	76

## Contents (cont'd)

---

Figure 39 — T=0; Target Ends Read; Controller Generates STOP .....	77
Figure 40 — PMIC Request Interrupt; Host Ack Followed by PMIC IBI Payload .....	79
Figure 41 — PMIC Requests Interrupt; Host NACK Followed by STOP .....	79
Figure 42 — I2C or I3C Basic Bus Reset of PMIC .....	104

## List of Tables

	Pages
Table 1 — PMIC Pin Description .....	3
Table 2 — Input Supply DC + AC Specification1 .....	9
Table 3 — SWA, SWB1 - Single Phase Regulator; DC + AC Specification .....	10
Table 4 — SWA + SWB1 - Dual Phase Regulator; DC + AC Specification .....	10
Table 5 — SWC1 - Single Phase Regulator; DC + AC Specification .....	11
Table 6 — LDO Output Regulator DC + AC Specification .....	11
Table 7 — I2C, I3C Basic and Logic Interface DC Electrical Specification .....	12
Table 8 — Input Capacitance .....	12
Table 9 — Input Spike Filter .....	12
Table 10 — Output Ron .....	12
Table 11 — I2C and I3C Interface AC Characteristics .....	13
Table 12 — AC Measurement Conditions1 .....	16
Table 13 — PMIC Timing Parameters .....	17
Table 14 — Absolute Maximum Rating .....	18
Table 15 — ESD Requirement .....	18
Table 16 — EOS Requirement .....	18
Table 17 — Input Source Condition .....	18
Table 18 — Thermal Characteristics .....	19
Table 19 — Efficiency Characteristics1 .....	20
Table 20 — Inductor Mechanical Specification; SWA, SWB .....	20
Table 21 — Inductor Mechanical Specification; SWC .....	21
Table 22 — Inductor Electrical Specification; SWA, SWB1 .....	22
Table 23 — Inductor Electrical Specification; SWC1 .....	22
Table 24 — PMIC Schematic Values .....	25
Table 25 — PMIC Operation; PWR_GOOD Type: Input and Output .....	47
Table 26 — PMIC Operation; PWR_GOOD Type: Output Only .....	47
Table 27 — State Transitions .....	51
Table 28 — Events Interrupt Summary .....	53
Table 29 — PMIC Response for Clear Command by Host - 1 .....	54
Table 30 — PMIC Response for Clear Command by Host - 2 .....	55
Table 31 — PMIC ID .....	61
Table 32 — Write Command Data Packet .....	63
Table 33 — Read Command Data Packet .....	64

**Contents (cont'd)**


---

Table 34 — Read Command Data Packet with Default Address Pointer Mode .....	64
Table 35 — Write Command Data Packet; PEC Disabled .....	65
Table 36 — Write Command Data Packet; PEC Enabled .....	66
Table 37 — Write Command Data Packet with IBI Header; PEC Disabled .....	66
Table 38 — Write Command Data Packet with IBI Header; PEC Enabled .....	67
Table 39 — Read Command Data Packet; PEC Disabled .....	68
Table 40 — Read Command Data Packet; PEC Enabled .....	69
Table 41 — Read Command Data Packet with IBI Header; PEC Disabled .....	70
Table 42 — Read Command Data Packet with IBI Header; PEC Enabled .....	71
Table 43 — Read Command Data Packet with Address Pointer Mode; PEC Disabled .....	72
Table 44 — Read Command Data Packet with Address Pointer Mode; PEC Enabled .....	72
Table 45 — Read CMD Data Packet with Address Pointer Mode and IBI Header; PEC Disabled .....	72
Table 46 — Read Command Data Packet with Default Address Pointer Mode; PEC Enabled .....	73
Table 47 — IBI Payload Packet; PEC is Disabled .....	78
Table 48 — IBI Payload Packet; PEC is Enabled .....	79
Table 49 — Interrupt Arbitration - Among All Devices .....	80
Table 50 — Write Command Data Packet; PEC Disabled .....	83
Table 51 — Read Command Data Packet; PEC Disabled .....	84
Table 52 — Write Command Data Packet; PEC Enabled .....	85
Table 53 — Read Command Data Packet; PEC Enabled .....	86
Table 54 — PMIC CCC Support Requirement .....	88
Table 55 — ENEC CCC - Broadcast .....	88
Table 56 — ENEC CCC - Broadcast with PEC .....	89
Table 57 — ENEC CCC - Direct .....	89
Table 58 — ENEC CCC - Direct with PEC .....	89
Table 59 — ENEC CCC Byte Encoding .....	90
Table 60 — DISEC CCC - Broadcast .....	90
Table 61 — DISEC CCC - Broadcast with PEC .....	90
Table 62 — DISEC CCC - Direct .....	91
Table 63 — DISEC CCC - Direct with PEC .....	91
Table 64 — DISEC CCC Byte Encoding .....	91
Table 65 — RSTDAA CCC - Broadcast .....	92
Table 66 — RSTDAA CCC - Broadcast with PEC .....	92
Table 67 — SETAASA CCC - Broadcast .....	92
Table 68 — GETSTATUS CCC - Direct .....	93
Table 69 — GETSTATUS CCC - Direct with PEC .....	93
Table 70 — GETSTATUS CCC Byte Encoding .....	94
Table 71 — DEVCAP CCC - Direct .....	94
Table 72 — DEVCAP CCC - Direct with PEC .....	95
Table 73 — DEVCAP CCC Byte Encoding .....	95

---

**Contents (cont'd)**


---

Table 74 — SETHID CCC - Broadcast .....	96
Table 75 — DEVCTRL CCC - Broadcast .....	97
Table 76 — DEVCTRL CCC - Broadcast with PEC .....	97
Table 77 — DEVCTRL CCC Command Definition .....	98
Table 78 — DEVCTRL CCC Data Payload Definition .....	99
Table 79 — DEVCTRL CCC Example - Multicast Command to ‘1001’ and ‘0110’ Devices .....	100
Table 80 — DEVCTRL CCC Example - Broadcast Command to All Devices .....	100
Table 81 — DEVCTRL CCC Example - Unicast Command to PMIC on DIMM5 .....	101
Table 82 — DEVCTRL CCC Example - Multicast Command to ‘0010’ and ‘1001’ Devices .....	101
Table 83 — DEVCTRL CCC Example - Multicast Command to ‘1001’ Devices .....	102
Table 84 — PMIC Device Dynamic IO Operation Mode Switching; I3C Basic Mode .....	103
Table 85 — I3C Basic Mode with PEC Enabled Command Truth Table .....	104
Table 86 — Register Base Attributes .....	105
Table 87 — Register Attribute Modifier .....	105
Table 88 — Register Map Breakdown .....	106
Table 89 — Host Region - Register Map - Color Coding Scheme .....	107
Table 90 — Host Region - Register Map .....	107
Table 91 — DIMM Vendor Region - Register Map .....	111
Table 92 — Register 0x04 .....	113
Table 93 — Register 0x05 .....	114
Table 94 — Register 0x06 .....	115
Table 95 — Register 0x07 .....	116
Table 96 — Register 0x08 .....	116
Table 97 — Register 0x09 .....	117
Table 98 — Register 0x0A .....	118
Table 99 — Register 0x0B .....	119
Table 100 — Register 0x0C .....	120
Table 101 — Register 0x0D .....	121
Table 102 — Register 0x0E .....	121
Table 103 — Register 0x0F .....	122
Table 104 — Register 0x10 .....	123
Table 105 — Register 0x11 .....	124
Table 106 — Register 0x12 .....	125
Table 107 — Register 0x13 .....	126
Table 108 — Register 0x14 .....	126
Table 109 — Register 0x15 .....	127
Table 110 — Register 0x16 .....	128
Table 111 — Register 0x17 .....	129
Table 112 — Register 0x18 .....	130
Table 113 — Register 0x19 .....	130

**Contents (cont'd)**

---

Table 114 — Register 0x1A .....	131
Table 115 — Register 0x1B .....	132
Table 116 — Register 0x1C .....	133
Table 117 — Register 0x1D .....	133
Table 118 — Register 0x1E .....	134
Table 119 — Register 0x1F .....	135
Table 120 — Register 0x20 .....	136
Table 121 — Register 0x21 .....	137
Table 122 — Register 0x23 .....	138
Table 123 — Register 0x24 .....	138
Table 124 — Register 0x22 .....	138
Table 125 — Register 0x25 .....	139
Table 126 — Register 0x26 .....	140
Table 127 — Register 0x27 .....	141
Table 128 — Register 0x28 .....	142
Table 129 — Register 0x29 .....	142
Table 130 — Register 0x2A .....	143
Table 131 — Register 0x2B .....	144
Table 132 — Register 0x2C .....	144
Table 133 — Register 0x2D .....	145
Table 134 — Register 0x2E .....	145
Table 135 — Register 0x2F .....	146
Table 136 — Register 0x30 .....	147
Table 137 — Register 0x31 .....	148
Table 138 — Register 0x32 .....	149
Table 139 — Register 0x33 .....	150
Table 140 — Register 0x34 .....	151
Table 141 — Register 0x35 .....	152
Table 142 — Register 0x37 .....	153
Table 143 — Register 0x38 .....	153
Table 144 — Register 0x39 .....	153
Table 145 — Register 0x3B .....	154
Table 146 — Register 0x3A .....	154
Table 147 — Register 0x3D .....	155
Table 148 — Register 0x40 .....	155
Table 149 — Register 0x3C .....	155
Table 150 — Register 0x41 .....	156
Table 151 — Register 0x42 .....	157
Table 152 — Register 0x43 .....	157
Table 153 — Register 0x44 .....	158

**Contents (cont'd)**

---

Table 154 — Register 0x45 .....	158
Table 155 — Register 0x46 .....	159
Table 156 — Register 0x47 .....	159
Table 157 — Register 0x48 .....	159
Table 158 — Register 0x49 .....	160
Table 159 — Register 0x4A .....	160
Table 160 — Register 0x4B .....	161
Table 161 — Register 0x4C .....	161
Table 162 — Register 0x4D .....	162
Table 163 — Register 0x4E .....	162
Table 164 — Register 0x4F .....	163
Table 165 — Register 0x50 .....	163
Table 166 — Register 0x51 .....	164
Table 167 — Register 0x58 .....	165
Table 168 — Register 0x59 .....	166
Table 169 — Register 0x5A .....	167
Table 170 — Register 0x5B .....	167
Table 171 — Register 0x5D .....	168
Table 172 — Register 0x5E .....	168

This page intentionally left blank

## PMIC5100 POWER MANAGEMENT IC STANDARD

(From JEDEC Board Ballot JCB-22-07, formulated under the cognizance of the JC-40.1 Subcommittee on Digital Logic Families and Applications, item 336.01C).

---

### 1 Scope

---

This standard defines the specification of interface parameters, signaling protocols, and features for PMIC devices used for memory module applications. The designation PMIC5100 refers to the device specified by this document.

The purpose is to provide a standard for the PMIC5100 device for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

Unless otherwise noted in the document, any illegal operation is not allowed and device operation is not guaranteed.

NOTE: The designation PMIC5100 refers to a portion of the part number designation of a series of commercial logic devices common in the industry. This number is normally preceded by a series of manufacturer specific characters to make up a complete part designation.

### 1.1 Device Standard

#### 1.1.1 Description

The PMIC5100 is designed for typical DDR5 SODIMM as well as DDR5 UDIMM. The PMIC features three step down switching regulators and two LDO regulators.

The PMIC is designed to support approximately TBD Watts of power. The PMIC is powered from VIN\_Bulk input for the entire PMIC including the switching regulators and LDO output regulators. The PMIC supports selectable interface ( $I^2C$  or I $^3C$  Basic) to fit various application environment. The PMIC device is intended to operate up to 12.5 MHz on a 1.0 V I $^3C$  Basic bus or up to 1 MHz on 1.0 V to 3.3 V  $I^2C$  bus.

### 1.1.2 Common Feature Summary

- VIN\_Bulk input supply range: 4.25 V to 5.5 V
- Three step down switching regulators: SWA, SWB, and SWC
- Programmable dual phase and single phase regulator for SWA and SWB
- 2 LDO regulators: VOUT\_1.8V, VOUT\_1.0V
- Error injection capability
- Persistent error log registers
- Secure mode and programmable mode of operation
- Independently programmable output voltages, power up and power down sequence for switch regulators
- Output power good status reporting mechanism
- VIN\_Bulk input supply protection feature: Input over voltage
- Output switch regulators protection features: Output over voltage, output under voltage, output current limiter
- Output current and power measurement, output current threshold mechanism
- Temperature measurement, temperature warning threshold, critical temperature shutdown
- Multi Time Programmable (MTP) Non-Volatile Memory
- Programmable and DIMM specific registers for customization
- General Status Interrupt (GSI) function
- Flexible Open Drain IO ( $I^2C$ ) and Push Pull (I $^3$ C Basic) IO support
- Flexible mechanism to enable switch regulators (with VR\_EN pin or VR Enable command on  $I^2C$  or I $^3$ C Basic interface)
- Idle Power State (P1 State)

---

## 2 PMIC Pin List and Package

---

### 2.1 Pin List

**Table 1 — PMIC Pin Description**

Pin Count	Pin Name	Type	Description
3	VIN_Bulk_A VIN_Bulk_B VIN_Bulk_C	I	5 V power input supply to the PMIC for SWA, SWB and SWC respectively. All three VIN_Bulk input pins must be connected to the 5 V input supply even if one or more output regulators are not intended to be used.
1	VIN	I	5 V power input supply to the PMIC for analog circuits.
2	PGND	PWR	Power Ground. Connects to DIMM ground plane.
1	AGND	PWR	Analog Ground. Connects to DIMM ground plane.
1	SWA	O	Switch node A output buck regulator. This pin connects to L1 power inductor. In single phase regulator mode of operation, the SWA output must not be connected to SWB output even if they are configured to same exact output voltage. In dual phase regulator mode of operation, the SWA and SWB outputs are connected.
1	SWB	O	Switch node B output buck regulator. This pin connects to L2 power inductor. In single phase regulator mode of operation, the SWA output must not be connected to either SWB output even if they are configured to same exact output voltage. In dual phase regulator mode of operation, the SWA and SWB outputs are connected.
1	SWC	O	Switch node C output buck regulator. This pin connects to L3 power inductor.
1	BOOT_SWA	PWR	Bootstrap node for SWA high side NMOS driver. This pin connects to SWA through a high quality capacitor.
1	BOOT_SWB	PWR	Bootstrap node for SWB high side NMOS driver. This pin connects to SWB through a high quality capacitor.
1	BOOT_SWC	PWR	Bootstrap node for SWC high side NMOS driver. This pin connects to SWC through a high quality capacitor.
1	SWA_FB_P	I	Switch node A output buck regulator positive feedback. In single phase or dual phase regulator mode of operation, this pin connects to DIMM power plane load.
1	SWB_FB_P	I	Switch node B output buck regulator positive feedback. In single phase regulator mode of operation, this pin connects to DIMM power plane load. In dual phase regulator mode of operation, this pin is connected to GND.
1	SWC_FB_P	I	Switch node C output buck regulator positive feedback. This pin connects to DIMM power plane load.
1	VOUT_1.8V	O	1.8V LDO Output.
1	VOUT_1.0V	O	1.0V LDO Output
1	PWR_GOOD	IO	Power good indicator. Open Drain output. The PMIC floats this pin high when VIN_Bulk input supply as well as all enabled output buck regulators and all LDO regulator tolerance threshold is maintained as configured in appropriate register. The PMIC drives this pin low when VIN_Bulk input goes below the threshold or when any of the enabled switch output regulators exceeds the threshold configured in the appropriate register or any LDO output regulator exceeds the threshold tolerance. Input: The PMIC disables its output regulators when this pin transitions from high to low. The LDO outputs shall remain on.
1	VR_EN	I	PMIC Enable. When this pin is high, the PMIC turns on the regulator. When this pin is low, the PMIC turns off the regulator. This pin shall not be left floating. If it is not used, it shall be tied to GND.
1	SCL	I	Clock input for I <sup>2</sup> C and I3C Basic bus management interface.
1	SDA	IO	Data input and output for I <sup>2</sup> C and I3C Basic bus management interface.
1	GSI_n	O	General Status Interrupt. Open Drain Output. This PMIC asserts this pin low to communicate any or more events to host. This pin stays asserted until the appropriate registers are explicitly cleared and event is no longer present.
1	PID	I	PMIC ID pin for I <sup>2</sup> C and I3C Basic bus.
4	NC		No Connect. This pin is not connected internally in the package to the die. Typical application connects this pin to GND on PCB for better thermal performance.

## 2.2 Package

### 2.2.1 Flip Chip QFN Package (3 mm x 4 mm)

- 28 pins (24 Functional pins; 4 dummy corner pins)
- 3 mm x 4 mm Maximum Package Outline

### 2.2.2 Mechanical Drawing

The drawing and dimension for 28 pins FC QFN package.




Figure 1 — QFN Package Mechanical Drawing

## 2.2.2 Mechanical Drawing (cont'd)




Figure 2 — QFN Package Mechanical Drawing - Detail Dimensions

Revision 1.0.3

## 2.2.2 Mechanical Drawing (cont'd)




Figure 3 — Recommended PCB Pattern (Units: mm)

### 2.2.3 Pinout (FC QFN Package - 28 Pins)




Figure 4 — FC QFN Package Pinout - 28 Pins (Top View)

### 2.2.3 Pinout (FC QFN Package - 28 Pins) (cont'd)




Figure 5 — FC QFN Package Pinout - 28 Pins (Bottom View)

### 3 Electrical Characteristics

#### 3.1 Input Supply Electrical Characteristics

**Table 2 — Input Supply DC + AC Specification<sup>1</sup>**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Bulk Input Supply Voltage	VIN_Bulk	4.25	5.0	5.5	V	2
Bulk Input Supply Maximum AC Voltage	VIN_Bulk_AC	-	-	6.5	V	
Bulk Input Supply Voltage Ramp Up Rate	VIN_Bulk_Ramp_Up	0.1	-	3.0	V/ms	3
Bulk Input Supply Voltage Ramp Down Rate	VIN_Bulk_Ramp_Down	0.5	-	1.0	V/ms	4
Bulk Input Supply Voltage Start Up Overshoot	VIN_Bulk_OS_STARTUP	-	-	TBD	V*μs	5
Maximum Input Current for VIN_Bulk Input Supply Voltage	I_VIN_Bulk	0.05	-	2.0	A	6
VIN_Bulk Input Quiescent Current	I_VIN_Bulk_Quiescent	-	-	25	μA	7
VIN_Bulk Input Idle Current	I_VIN_Bulk_Idle	-	-	TBD	μA	8

NOTE 1 Input supply is referred in this table are VIN\_Bulk and VIN.

NOTE 2 During first power on, the input voltage supply must reach minimum 4.25 V for PMIC to detect valid input supply.

NOTE 3 The ramp up rate between 300 mV and 4.0 V.

NOTE 4 The ramp down rate between 4.0 V and 300 mV.

NOTE 5 The area under the curve above VIN\_Bulk = TBD V. VIN\_Bulk\_AC spec must also be satisfied.

NOTE 6 The minimum input current requirement is to deliver the maximum output current on VOUT\_1.8V and VOUT\_1.0V LDO plus the current required by the PMIC for its own use. The maximum input current PMIC may see on its all VIN\_Bulk input.

NOTE 7 VIN\_Bulk = 5.0 V. Measured at room temperature. All circuitry including output regulators and LDOs are off. VR\_EN signal is static Low or High; GSI\_n signal is pulled High. I<sup>2</sup>C or I3C Basic interface access is not allowed and bus is pulled High. PID signal is pulled either High or Low.

NOTE 8 VIN\_Bulk = 5.0 V. Measured at room temperature. All output regulators and LDOs are on with 0 A output load. VR\_EN signal is static Low or High. GSI\_n signal is pulled High. I<sup>2</sup>C or I3C Basic interface access is allowed and bus is pulled High. PID signal is pulled either High or Low.

### 3.2 Switch Regulator Output Electrical Characteristics

**Table 3 — SWA, SWB<sup>1</sup> - Single Phase Regulator; DC + AC Specification**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Output Voltage	Vout		1.1		V	2
Maximum Continuous DC Current Load	Itdc	0	-	4	A	3
Maximum Peak Instantaneous Current	Ipeakmax	-	-	5	A	4
Maximum Load Transient	dI/dt	-	-	7	A/ $\mu$ s	
Regulator Output DC + AC Voltage Tolerance	Reg_DC_AC_Tol	-2.5		2.5	%	5,6
Regulator Feedback Set Point Accuracy	FB_Set_Point	-0.75		0.75	%	7

NOTE 1 Only applicable if Table 164, “Register 0x4F” [0], = ‘0’.

NOTE 2 Typical voltage configured in the register Table 121, “Register 0x21” [7:1] for SWA and Table 125, “Register 0x25” [7:1] for SWB.

NOTE 3 Measured over long period of time. Typically 1 second.

NOTE 4 Measured over short period of time. Typically  $\geq 20 \mu$ s but less than 50  $\mu$ s.

NOTE 5 The percentage applies to typical voltage configured in the register. The PMIC bulk input supply voltage VIN\_Bulk can vary from minimum to maximum value specified in Table 2, “Input Supply DC + AC Specification1”. The regulator output current load can vary maximum dI/dt value. The output ripple is inclusive in this parameter and not to exceed TBD mV.

NOTE 6 Applies across entire PMIC operating temperature range.

NOTE 7 The percentage applies to typical voltage configured in the register and at a given temperature within operating temperature range. The PMIC bulk input supply voltage VIN\_Bulk is fixed at nominal voltage of 5.0V. The regulator output current load Itdc = 0 A.

**Table 4 — SWA + SWB<sup>1</sup> - Dual Phase Regulator; DC + AC Specification**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Output Voltage	Vout		1.1		V	2
Maximum Continuous DC Current Load	Itdc	0	-	8	A	3
Maximum Peak Instantaneous Current	Ipeakmax	-	-	10	A	4
Maximum Load Transient	dI/dt	-	-	14	A/ $\mu$ s	
Regulator Output DC + AC Voltage Tolerance	Reg_DC_AC_Tol	-2.5		2.5	%	5,6
Regulator Feedback Set Point Accuracy	FB_Set_Point	-0.75		0.75	%	7

NOTE 1 Only applicable if Table 164, “Register 0x4F” [0], = ‘1’.

NOTE 2 Typical voltage configured in the register Table 121, “Register 0x21” [7:1].

NOTE 3 Measured over long period of time. Typically 1 second.

NOTE 4 Measured over short period of time. Typically  $\geq 20 \mu$ s but less than 50  $\mu$ s.

NOTE 5 The percentage applies to typical voltage configured in the register. The PMIC bulk input supply voltage VIN\_Bulk can vary from minimum to maximum value specified in Table 2, “Input Supply DC + AC Specification1”. The regulator output current load can vary maximum dI/dt value. The output ripple is inclusive in this parameter and not to exceed TBD mV.

NOTE 6 Applies across entire PMIC operating temperature range.

NOTE 7 The percentage applies to typical voltage configured in the register and at a given temperature within operating temperature range. The PMIC bulk input supply voltage VIN\_Bulk is fixed at nominal voltage of 5.0 V. The regulator output current load Itdc = 0 A.

### 3.2 Switch Regulator Output Electrical Characteristics (cont'd)

**Table 5 — SWC<sup>1</sup> - Single Phase Regulator; DC + AC Specification**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Output Voltage	Vout		1.8		V	2
Maximum Continuous DC Current Load	Itdc	0	-	1	A	3
Maximum Peak Instantaneous Current	Ipeakmax	-	-	2	A	4
Maximum Load Transient	dI/dt	-	-	2.5	A/ $\mu$ s	
Regulator Output DC + AC Voltage Tolerance	Reg_DC_AC_Tol	-2.5		2.5	%	5,6
Regulator Feedback Set Point Accuracy	FB_Set_Point	-0.75		0.75	%	7

NOTE 1 There is no note. This is intentional.

NOTE 2 Typical voltage configured in the register Table 127, “Register 0x27” [7:1].

NOTE 3 Measured over long period of time. Typically 1 second.

NOTE 4 Measured over short period of time. Typically  $\geq 20 \mu$ s but less than 50  $\mu$ s.

NOTE 5 The percentage applies to typical voltage configured in the register. The PMIC bulk input supply voltage VIN\_Bulk can vary from minimum to maximum value specified in Table 2, “Input Supply DC + AC Specification1”. The regulator output current load can vary maximum dI/dt value. The output ripple is inclusive in this parameter and not to exceed TBD mV.

NOTE 6 Applies across entire PMIC operating temperature range.

NOTE 7 The percentage applies to typical voltage configured in the register and at a given temperature within operating temperature range. The PMIC bulk input supply voltage VIN\_Bulk is fixed at nominal voltage of 5.0 V. The regulator output current load Itdc = 0 A.

### 3.3 LDO Output Regulator Characteristics

**Table 6 — LDO Output Regulator DC + AC Specification**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
1.8 V LDO Output Voltage	VOUT_1.8V		1.8		V	1
1.8 V LDO Output - Maximum Output Current	I <sub>tdc</sub> VOUT_1.8V	-	-	25	mA	2
1.0 V LDO Output Voltage	VOUT_1.0V		1.0		V	3
1.0 V LDO Output - Maximum Output Current	I <sub>tdc</sub> VOUT_1.0V	-	-	20	mA	4

NOTE 1 Typical voltage is configured in register Table 131, “Register 0x2B” [7:6]. The min and max values are guaranteed to be within  $\pm 100$  mV of programmed value.

NOTE 2 The maximum output current represents the external load only and excludes PMIC’s own internal current consumption. The specified maximum output current is only applicable after PMIC’s 1.8V LDO Power Good status is good (i.e., t<sub>1.8V\_Ready</sub> timing parameter is satisfied). Prior to PMIC’s 1.8V LDO Power Good Status (i.e., while PMIC is still ramping up the 1.8V LDO), the maximum output current shall be limited to maximum of 10 mA.

NOTE 3 Typical voltage is configured in register Table 131, “Register 0x2B” [2:1]. The min and max values are guaranteed to be within  $\pm 50$  mV of programmed value.

NOTE 4 The maximum output current represents the external load only and excludes PMIC’s own internal current consumption. The specified maximum output current is only applicable after PMIC’s 1.0V LDO Power Good status is good (i.e., t<sub>1.0V\_Ready</sub> timing parameter is satisfied). Prior to PMIC’s 1.0V LDO Power Good Status (i.e., while PMIC is still ramping up the 1.0V LDO), the maximum output current shall be limited to maximum of 5 mA.

### 3.4 I<sup>2</sup>C or I3C Basic DC and AC Electrical Characteristics

Table 7 — I<sup>2</sup>C, I3C Basic and Logic Interface DC Electrical Specification

Parameter	Symbol	Min	Max	Unit	Notes
Input Low Voltage (PWR_GOOD, SDA, SCL, VR_EN)	V <sub>IL</sub>	-0.3	0.3	V	
Input High Voltage (SDA, SCL)	V <sub>IH</sub>	0.7	3.6	V	
Input High Voltage (PWR_GOOD, VR_EN)		1.26	3.6	V	
Output Low Voltage (SDA)	V <sub>OL</sub>	-	0.3	V	
Output Low Voltage (PWR_GOOD, GSI_n)		-	0.3	V	1
Output High Voltage (SDA)	V <sub>OH</sub>	0.75	-	V	
Output Low Current (SDA)	I <sub>OL</sub>	-	3	mA	
Output Low Current (PWR_GOOD, GSI_n)		-	3	mA	
Output High Current (SDA)	I <sub>OH</sub>	-3	-	mA	
Rising Output Slew Rate (SDA)	Slew_Rate	0.1	1	V/ns	2
Falling Output Slew Rate (SDA)		0.1	3	V/ns	
Input Leakage Current	I <sub>LI</sub>	-	$\pm 5$	$\mu A$	
Output Leakage Current	I <sub>LO</sub>	-	$\pm 5$	$\mu A$	
NOTE 1 PWR_GOOD, GSI_n output is Open Drain output. There is an external pullup resistor to 1.8 V or 3.3 V on the board or other device.					
NOTE 2 Output slew rate is guaranteed by design and/or characterization. The output slew rate reference load is shown in Figure 9 and Figure 10 shows the timing measurement points. For slew rate measurement, the V <sub>OH</sub> level shown in Figure 10 is a function of R <sub>on</sub> value; V <sub>OH</sub> = {1.0/(R <sub>on</sub> + 50)} * 50.					

Table 8 — Input Capacitance

Parameter	Symbol	Min	Max	Unit	Notes
Input Capacitance (PWR_GOOD, SCL, SDA, VR_EN)	C <sub>IN</sub>	-	5	pF	

Table 9 — Input Spike Filter

Parameter	Symbol	Test Condition	Min	Max	Unit	Notes
Pulse width of spikes which must be suppressed by the input filter in I <sup>2</sup> C mode	t <sub>SP</sub>	Single glitch, f < 100 KHz	-	-	ns	
		Single glitch, f > 100 KHz	-	50	ns	1
NOTE 1 T <sub>A</sub> = 25 °C; f = 400 KHz. Verified by design and characterization only.						

Table 10 — Output Ron

Parameter	Symbol	Min	Max	Unit	Notes	
SDA Output Pullup and Pulldown Driver Impedance	R <sub>ON</sub>	20	100	$\Omega$	1	
GSI_n, PWR_GOOD Output Pulldown Driver Impedance		40	100	$\Omega$	2	
NOTE 1 Pulldown Ron = Vout/Iout. Pullup Ron = (VOUT_1.0V - Vout)/I						
NOTE 2 Pulldown Ron = Vout/Iout						

### 3.4 I<sup>2</sup>C or I3C Basic DC and AC Electrical Characteristics (cont'd)

Table 11 — I<sup>2</sup>C and I3C Interface AC Characteristics

Parameter	Symbol	I <sup>2</sup> C Mode - Open Drain		I3C Basic Mode Push-Pull <sup>1</sup>		Unit	Notes
		Min	Max	Min	Max		
Clock Frequency	f <sub>SCL</sub>	0.01	1	0.01	12.5	MHz	
Clock High Pulse Width Time	t <sub>High</sub>	260		35		ns	
Clock Low Pulse Width Time	t <sub>Low</sub>	500		35		ns	
Detect Clock Input Low Time	t <sub>TIMEOUT</sub>	10	50	10	50	ms	
Rise Time	t <sub>R</sub>	-	120	-	5	ns	2,3
Fall time	t <sub>F</sub>	-	120	0	5	ns	2,3
Data in Setup Time	t <sub>SU:DAT</sub>	50	-	8	-	ns	2,4
Data in Hold Time	t <sub>HD:DI</sub>	0	-	3	-	ns	2,4
Start Condition Setup Time	t <sub>SU:STA</sub>	260	-	12	-	ns	2
Start Condition Hold Time	t <sub>HD:STA</sub>	260	-	30	-	ns	2
Stop Condition Setup Time	t <sub>SU:STO</sub>	260	-	12	-	ns	2
Time between Stop Condition and next Start Condition	t <sub>BUF</sub>	500	-	500	-	ns	2,5
SDA Data Out Hold Time	t <sub>HD:DAT</sub>	0.5	350	N/A	N/A	ns	6
SCL Falling Clock In to Valid SDA Data Out Time	t <sub>DOUT</sub>	N/A	N/A	0.5	12	ns	7,8
SCL Rising Clock In to Target SDA Output Off	t <sub>DOFFT</sub>	N/A	N/A	0.5	12	ns	8,9
SCL Rising Clock In to Controller SDA Output Off	t <sub>DOFFC</sub>	N/A	N/A	0.5	30	ns	8,10
SCL Rising Clock In to Controller Driving Data Signal Low	t <sub>CL_r_DAT_f</sub>	N/A	N/A	40	-	ns	11
Bus Available Time (no edges seen on SCL and SDA)	t <sub>AVAL</sub>	N/A	N/A	1	-	μs	
Time to issue IBI after an event is detected when Bus is available	t <sub>IBI_ISSUE</sub>	N/A	N/A	-	15	μs	
Time from Clear Register Status to any I3C operation with Start condition to avoid false IBI generation; PEC disabled	t <sub>CLR_I3C_CMD_Delay</sub>	N/A	N/A	4	-	μs	
Time from Clear Register Status to any I3C operation with Start condition to avoid false IBI generation; PEC enabled		N/A	N/A	15	-	μs	
DEVCTRL CCC Followed by DEVCTRL CCC or Register Read/Write Command Delay	t <sub>DEVCTRLCCC_DELAY_PEC_DIS</sub>	3	-	3	-	μs	12,13,14

**Table 11 — I<sup>2</sup>C and I3C Interface AC Characteristics (cont'd)**

Parameter	Symbol	I <sup>2</sup> C Mode - Open Drain		I3C Basic Mode Push-Pull <sup>1</sup>		Unit	Notes
		Min	Max	Min	Max		
Register Write Command Followed by Register Read Command Delay in PEC Enabled Mode	t <sub>WR_RD_DELAY_PEC_EN</sub>	N/A	N/A	8	-	μs	15,16,17
SETHID CCC or SETAASA CCC followed by any other CCC or Read/Write Command Delay	t <sub>I2C_CCC_Update_Delay</sub>	2.5	-	N/A	N/A	μs	
RSTDAA CCC or ENEC CCC or DISEC CCC to any other CCC or Read/Write Command Delay	t <sub>I3C_CCC_Update_Delay</sub>	-	-	2.5	-	μs	
Any CCC followed by RSTDAA CCC Delay	t <sub>CCC_Delay</sub>	N/A	N/A	2.5	-	μs	

NOTE 1 I3C Basic mode with Open Drain operation follows timing values as shown in I<sup>2</sup>C Mode - Open Drain column.

NOTE 2 See Figure 6 for PMIC's input timing definition.

NOTE 3 See Figure 11 for voltage threshold definition for rise and fall times.

NOTE 4 The input setup time is referenced from SDA VIL or VIH threshold as shown in Figure 11 to SCL VIH threshold as shown in Figure 11. The input hold time is referenced from SCL VIL threshold as shown in Figure 11 to SDA VIL or VIH threshold as shown in Figure 11.

NOTE 5 If PEC is enabled, t<sub>WR\_RD\_DELAY\_PEC\_EN</sub> timing parameter applies.

NOTE 6 The PMIC device guarantees t<sub>HLD:DAT</sub> value in I<sup>2</sup>C mode of operation. See Figure 8 for PMIC's output timing definitions as well as SCL clock input threshold level and SDA data output threshold levels.

NOTE 7 The PMIC device must be configured in I3C Basic mode to guarantee t<sub>DOUT</sub> value. See Figure 7 for PMIC's output timing definition as well as SCL clock input threshold level and SDA data output threshold levels.

NOTE 8 This timing parameter is guaranteed into output timing reference load as shown in Figure 9.

NOTE 9 The PMIC device must be configured in I3C Basic mode to guarantee t<sub>DOFFT</sub> value. See Figure 35.

NOTE 10 The PMIC device must be configured in I3C Basic mode to guarantee t<sub>DOFFC</sub> value. See Figure 35.

NOTE 11 See Figure 38.

NOTE 12 From STOP condition of DEVCTRL CCC to START condition for Register Read or Register Write Command Data Packet delay.

NOTE 13 The PMIC sends NACK if Host does not satisfy t<sub>DEVCTRLCCC\_DELAY\_PEC\_DIS</sub> timing parameter.


NOTE 14 This timing parameter restriction is only applicable when PEC function is disabled in PMIC. If PEC is enabled, this timing parameter does not apply.

NOTE 15 From STOP condition for Register Write Command Data Packet to START condition for Register Read Command Data Packet delay.

NOTE 16 This timing parameter restriction is only applicable when PEC function is enabled in PMIC. If PEC is disabled, this timing parameter does not apply.

NOTE 17 The PMIC sends NACK if Host does not satisfy t<sub>WR\_RD\_DELAY\_PEC\_EN</sub> timing parameter.

The PMIC device follow the I<sup>2</sup>C bus and I3C Basic bus input timing requirements as shown in Figure 6 and Table 11 and output timing requirement as shown in Figure 7

**Figure 6 — I<sup>2</sup>C or I3C Basic Bus AC Input Timing Parameter Definition**

### 3.4 I<sup>2</sup>C or I<sup>3</sup>C Basic DC and AC Electrical Characteristics (cont'd)




Figure 7 — I<sup>3</sup>C Basic Bus AC Output Timing Parameter Definition




Figure 8 — I<sup>2</sup>C Bus AC Output Timing Parameter Definition




Figure 9 — Output Slew Rate and Output Timing Reference Load




Figure 10 — Output Slew Rate Measurement Points

### 3.4 I<sup>2</sup>C or I3C Basic DC and AC Electrical Characteristics (cont'd)




Figure 11 — Input Rise and Fall Timing Parameter Definition

### 3.5 Measurement Condition

Table 12 — AC Measurement Conditions<sup>1</sup>

Symbol	Parameter	Min	Max	Units
C <sub>L</sub>	Load capacitance		40	pF
	Input rise and Fall times - Open Drain	-	TBD	ns
	Input rise and fall times - Push Pull	-	TBD	ns
	Input signal swing levels	0.2 to 0.8		V
	Input levels for timing reference	0.3 to 0.7		V

NOTE 1 This AC measurement condition (Table 12 and Figure 12) is only for the test purpose in lab.




Figure 12 — AC Measurement Waveform

### 3.6 PMIC AC Timing Parameters

**Table 13 — PMIC Timing Parameters**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Input Supply to GSI_n assertion	tInput_PWR_GOOD_GSI_Assertion			10	μs	
Input over voltage condition to GSI_n assertion	tInput_OV_GSI_Assertion	-	-	10	μs	
Input over voltage condition to automatic PMIC VR Disable	tInput_OV_VR_Disable	-	-	20	μs	
Output Voltage Tolerance to GSI_n assertion	tOutput_PWR_GOOD_GSI_Assertion	-	-	10	μs	
Output over voltage condition to automatic PMIC VR Disable	tOutput_OV_VR_Disable	-	-	20	μs	
Output under voltage lockout condition to automatic PMIC VR Disable	tOutput_UV_VR_Disable	-	-	20	μs	
Output current limiter Warning to GSI_n assertion	tOutput_Current_Limiter	-	-	10	μs	
High Temperature Warning to GSI_n assertion	tHigh_Temp_Warning	-	-	10	μs	
Critical Temperature condition to automatic PMIC shut down	tShut_Down_Temp	-	-	10	μs	
VIN_Bulk input supply stable to VR Enable Command	tVIN_Bulk_to_VR_Enable	6.5	-	-	ms	
VIN_Bulk input supply stable to VOUT_1.8V output stable	t1.8V_Ready	-	-	2.5	ms	
VOUT_1.8V output supply stable to VOUT_1.0V output stable	t1.0V_Ready	-	-	1.0	ms	1
VOUT_1.8V output supply to PMIC Management Ready	tManagement_Ready	-	-	3	ms	
VR Enable Command to PMIC output regulator ready	tPMIC_PWR_Good_Out	Figure 25			ms	
VR Disable Command to PMIC Output Regulators Off	tPMIC_Output_Off	Figure 33			ms	
PWR_GOOD Input Low Pulse Width	tPWR_GOOD_Low_Pulse_Width	2	0	0	μs	
PWR_GOOD Input Low Pulse Width Input Filter	tPWR_GOOD_Low_Pulse_Width_Filter	-	-	0.35	μs	
Output Voltage Adjustment in Programmable Mode	Δv/Δt	-	1	-	mV/μs	2
NOTE 1 This time is added to t <sub>1.8V_Ready</sub> parameter to get total time from VIN_Bulk input supply.						
NOTE 2 See footnote 4 for registers Table 121, “Register 0x21” [7:1], Table 125, “Register 0x25” [7:1], and Table 127, “Register 0x27” [7:1]. The accuracy is ± 10%.						

### 3.7 Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed in Table 14, “Absolute Maximum Rating” and Table 15, “ESD Requirement” and Table 16, “EOS Requirement” may cause permanent damage to the device. Functional operation of the DDR5 PMIC at absolute maximum ratings is not implied. Exposure to absolute maximum rating condition for extended periods may affect long term reliability.

Table 14 — Absolute Maximum Rating

Pin	Maximum Rating		Unit
	DC	AC	
VIN_BULK, VIN	-0.3 to 6	TBD (Duration $\leq$ 25 ns)	V
VOUT_1.8V, VOUT_1.0V	-0.3 to 2.2	-	V
SWA, SWB, SWC	-0.3 to 6	-3 to 9 (Duration < 25 ns)	V
BOOT_SWA, BOOT_SWB, BOOT_SWC (to GND)	-0.3 to 12	-0.3 to 15 (Duration < 25 ns)	V
BOOT_SWA, BOOT_SWB, BOOT_SWC (to SWx)	-0.3 to 6	TBD	V
SWA_FB_P, SWB_FB_P, SWC_FB_P (to AGND)	-0.3 to 2.2	-	V
PWR_GOOD, GSI_n, VR_EN	-0.3 to 5.0	-	V
SCL, SDA; I <sup>2</sup> C Mode only	-0.3 to 5.0		
SCL, SDA; I <sup>3</sup> C Mode only	-0.3 to 2.1		
PID	-0.3 to 2.2	TBD	V
AGND, PGND	-0.3 to 0.3	-	V

### 3.8 ESD Requirements

Table 15 — ESD Requirement

Test Model	Pin	Maximum Rating	Unit
HBM	All	$\pm$ 2000	V
CDM	All	$\pm$ 500	V

Table 16 — EOS Requirement

Pin	Maximum Rating	Unit	Notes
VIN_BULK	10	V	1,2,3,4

NOTE 1 The test is performed on DDR5 DIMM module without any input capacitor on VIN\_BULK  
 NOTE 2 The input source needs to follow the waveform and condition as shown in Figure 13 and Table 17.  
 NOTE 3 Probing is performed at the VIN\_BULK pin of PMIC.  
 NOTE 4 Applies to VIN\_BULK and VIN pin.

Table 17 — Input Source Condition

Item	Value	Notes
T (rise from 30% to 90% of peak)	0.72 $\mu$ s (+ 30%)	
T1 (rise time)	1.2 $\mu$ s (+ 30%)	T1 = 1.67*T
T2 (duration time to half value)	50 $\mu$ s (+ 20%)	
Output Impedance	2 $\Omega$	
V <sub>UNDERSHOOT</sub> Voltage	30 % Max	

### 3.8 ESD Requirements (cont'd)




Figure 13 — Impulse Waveform for EOS Test (IEC 61000-4-5)

### 3.9 Thermal Characteristics

Table 18 — Thermal Characteristics

Parameter	Symbol	Maximum Rating	Unit	Notes
Thermal resistance junction to case	$\Theta_{JC}$	TBD	$^{\circ}\text{C}/\text{W}$	1,2,3
Junction operating temperature	$T_J$	-10 to 125	$^{\circ}\text{C}$	
Case operating temperature	$T_C$	-10 to TBD	$^{\circ}\text{C}$	3
Storage temperature	$T_{STG3}$	-55 to 150	$^{\circ}\text{C}$	3
Lead temperature (soldering, 10 s)	$T_{LEAD}$	260	$^{\circ}\text{C}$	3
NOTE 1	The maximum power dissipation is $P_{D(MAX)} = (T_{JMAX} - T_C) / \Theta_{JC}$ . Exceeding the maximum allowable power dissipation results in excessive die temperature and the device will enter thermal shutdown.			
NOTE 2	This thermal rating was calculated on JEDEC 51 standard 4 layer board with dimensions 3" x 4.5" in still air conditions. Actual thermal resistance is affected by PCB size, solder joint quality, layer count, copper thickness, air flow, altitude, and other unlisted variables.			
NOTE 3	This specification is compliant with JESD402-1 Temperature Grade and Measurement Standard for Components and Modules, operating temperature range MT, storage temperature range $T_{STG3}$ . See JESD402-1 for details, including measurement point.			

## 4 Performance Characteristics

### 4.1 Efficiency

#### 4.1.1 Efficiency with Inductor Footprint

**Table 19 — Efficiency Characteristics<sup>1</sup>**

Switch Node Output	Efficiency	Efficiency (% of Max Itdc Load)				Unit	Notes
	Light Load <sup>2</sup>	25%	50%	75%	100%		
SWA or SWB (Single Phase Regulator Mode)	83	≥ 90	≥ 88	≥ 85	≥ 82	%	3,4,5,6,7,8, 9,10,11,12
SWA + SWB (Dual Phase Regulator Mode)	83	≥ 90	≥ 88	≥ 85	≥ 82	%	
SWC	85	≥ 90	≥ 89	≥ 87	≥ 85	%	

NOTE 1 The efficiency numbers assume the inductor specification as noted in Clause 4.2.

NOTE 2 Light Load is defined as 100 mA for SWA and SWB for single phase regulator mode; 200 mA for SWA+SWB for dual phase regulator mode; 50 mA for SWC.

NOTE 3 VIN\_Bulk = 5 V

NOTE 4 The maximum Itdc as specified in Table appropriately.

NOTE 5 When the efficiency of any given output regulator is being measured, all other switching output regulators are disabled.

NOTE 6 No external load on VOUT\_1.8V, VOUT\_1.0V LDO is applied.

NOTE 7 I<sup>2</sup>C/I3C Basic bus is pulled High and held static. PWR\_GOOD and GSI\_n signals are pulled High and held static.

NOTE 8 The efficiency includes the buck regulator loss, the PCB loss (< 4 mΩ or less). See Clause 4.2 for inductor specification assumption for DCR and ACR.

NOTE 9 Efficiency calculation equation: (V<sub>OUT</sub> \* I<sub>OUT</sub>) / [(V<sub>IN\_Bulk</sub> \* I<sub>VIN\_Bulk</sub>) + (V<sub>IN</sub> \* I<sub>VIN</sub>)]; where V<sub>OUT</sub>, I<sub>OUT</sub>, V<sub>IN\_Bulk</sub>, I<sub>VIN\_Bulk</sub>, V<sub>IN</sub>, I<sub>VIN</sub> parameters are actual measured values.

NOTE 10 Applies at maximum ambient temperature of 65 °C (PMIC Junction temperature of 105 °C). The DCR characteristics noted above applies inductor temperature of 105 °C.

NOTE 11 The output buck regulator switching frequency can be set to 750 KHz.

NOTE 12 For input supply rail, probing is done at the input high frequency filter cap (0.1 uF) to PMIC pin. For output rail, probing is done at the output cap location at the inductor load side.

### 4.2 Inductor Specification

#### 4.2.1 Mechanical Specification

The inductor package dimensions and its recommended land patterns are defined in Table 20.

**Table 20 — Inductor Mechanical Specification; SWA, SWB**

Package Size		Reference Drawing	Recommended Land Pattern
L (mm)	3.4 Max	<b>Figure 14</b> (Left Picture)	<b>Figure 14</b> (Right Picture)
W (mm)	3.2 Max		
H (mm)	1.2 Max		

#### 4.2.1 Mechanical Specification (cont'd)

Table 21 — Inductor Mechanical Specification; SWC

Package Size	Reference Drawing	Recommended Land Pattern
L (mm)	Figure 15 (Left Picture)	Figure 15 (Right Picture)
W (mm)		
H (mm)		




Figure 14 — Reference Drawing and Recommended Land Pattern; SWA, SWB




Figure 15 — Reference Drawing and Recommended Land Pattern; SWC

## 4.2.2 Electrical Specification

The inductor electrical specifications are defined in Table 22 and Table 23.

**Table 22 — Inductor Electrical Specification; SWA, SWB<sup>1</sup>**

Package Height (mm)	L @ 0.5-1 MHz; 0 Bias (μH)	Max DCR (mΩ)	Max ACR @ 1 MHz <sup>2,3</sup> (mΩ)	Min L @ 6 A (Ipeakmax of <sup>4</sup> (μH))
1.2 Max	0.47 ± 20%	14.5	93	0.30
	0.68 ± 20%	18.5	113	0.38

NOTE 1 Test condition: Ambient Temperature =  $20 \pm 2$  °C; Ambient Humidity =  $65 \pm 5\%$  Rh  
 NOTE 2 ACR definition: ACR =  $R_s$  @ 1 MHz - DCR. Measured current (1 MHz/sinusoidal): 0.49 A rms for 0.47 μH, 0.34 A rms for 0.68 μH; with no DC Bias for all cases.  
 NOTE 3 For  $R_s$  measurement, it is recommended to measure by Iwatsu SY-8218 (BH Analyzer, with NF IE-1125B), its upper compatible instruments or other instruments which is guaranteed on the measurement accuracy by inductor vendors.  
 NOTE 4 Minimum inductance is defined at DC bias current given by definition in Ipeakmax; Table 3, Table 4, and Table 5.

**Table 23 — Inductor Electrical Specification; SWC<sup>1</sup>**

Package Height (mm)	L @ 0.5-1 MHz; 0 Bias (μH)	Max DCR (mΩ)	Max ACR @ 1 MHz <sup>2,3</sup> (mΩ)	Min L @ 2 A (Ipeakmax of <sup>4</sup> (μH))
1.2 Max	1.0 ± 20%	48.0	182	0.56
	1.5 ± 20%	75.0	300	0.82

NOTE 1 Test condition: Ambient Temperature =  $20 \pm 2$  °C; Ambient Humidity =  $65 \pm 5\%$  Rh  
 NOTE 2 ACR definition: ACR =  $R_s$  @ 1 MHz - DCR. Measured current (1 MHz/sinusoidal): 0.33A rms for 1.0 μH, 0.22A rms for 1.5 μH; with no DC Bias for all cases.  
 NOTE 3 For  $R_s$  measurement, it is recommended to measure by Iwatsu SY-8218 (BH Analyzer, with NF IE-1125B), its upper compatible instruments or other instruments which is guaranteed on the measurement accuracy by inductor vendors.  
 NOTE 4 Minimum inductance is defined at DC bias current given by definition in Ipeakmax; Table 3, Table 4, and Table 5.

## 5 DDR5 DIMM Schematic

Figure 16 shows an example schematic when PMIC is configured in dual phase regulator mode. Table 24, “PMIC Schematic Values” shows all component details shown in the schematics. Note that capacitors C25, C26, and C27 represent the lump sum of distributed capacitance across the entire DIMM.




Figure 16 — Dual Phase Regulator - DDR5 DIMM Schematic

## 5 DDR5 DIMM Schematic (cont'd)

Figure 17 shows an example schematic when PMIC is configured in single phase regulator mode. Table 24, “PMIC Schematic Values” shows all component details shown in the schematics. Note that capacitors C25, C26, C27, and C28 represent the lump sum of distributed capacitance across the entire DIMM.




Figure 17 — Single Phase Regulator - DDR5 PMIC Schematic

## 5 DDR5 DIMM Schematic (cont'd)

Table 24 — PMIC Schematic Values

Component	Dual Phase Regulator Mode		Single Phase Regulator Mode		Unit	Comment
	Value	Physical Size	Value	Physical Size		
L1	0.68	3.2 mm x 3.2 mm x 1.2 mm	0.68	3.2 mm x 3.2 mm x 1.2 mm	µH	1
L2	0.68	3.2 mm x 3.2 mm x 1.2 mm	0.68	3.2 mm x 3.2 mm x 1.2 mm	µH	1
L3	1.5	2.7 mm x 2.2 mm x 1.2 mm	1.5	2.7 mm x 2.2 mm x 1.2 mm	µH	2
C1	22 (2x)	10 V	22 (2x)	10 V	µF	
C2	0.1	10 V; 0201	0.1	10 V; 0201	µF	
C3	47 (2x)	6.3 V; 0603	47 (2x)	6.3 V; 0603	µF	
C4	47 (2x)	6.3 V; 0603	47 (2x)	6.3 V; 0603	µF	
C5	0.1	10 V; 0201	0.1	10 V; 0201	µF	
C6	22 (2x)	10 V	22 (2x)	10 V	µF	
C7	22 (2x)	10 V	22 (2x)	10 V	µF	
C8	47 (2x)	6.3 V; 0603	47 (2x)	6.3 V; 0603	µF	
C9	0.1	10 V; 0201	0.1	10 V; 0201	µF	
C15	4.7	6.3 V; 0402	4.7	6.3 V; 0402	µF	
C16	4.7	6.3 V; 0402	4.7	6.3 V; 0402	µF	
C17	0.1	10 V; 0201	0.1	10 V; 0201	µF	
C18	0.1	10 V; 0201	0.1	10 V; 0201	µF	
C19	0.1	10 V; 0201	0.1	10 V; 0201	µF	
C22	0.1	6.3 V; 0201	0.1	6.3 V; 0201	µF	
C23	0.1	6.3 V; 0201	0.1	6.3 V; 0201	µF	
C33	0.1	10 V; 0201	0.1	10 V; 0201	µF	
C34	4.7	10 V; 0402	4.7	10 V; 0402	µF	
C25	75	6.3 V	75	6.3 V	µF	3
C27	350	6.3 V	175	6.3 V	µF	
C28	N/A	N/A	175	6.3 V	µF	3
C29	75	6.3 V	75	6.3 V	µF	
C31	350	6.3 V	175	6.3 V	µF	
C32	N/A	N/A	175	6.3 V	µF	

NOTE 1 The usage of 0.47 µH inductor may be allowed by the PMIC vendor.

NOTE 2 The usage of 1.0 µH inductor may be allowed by the PMIC vendor.

NOTE 3 These capacitor values represent the distributed capacitance for the entire DIMM assuming max  $I_{tdc}$  and  $I_{peakmax}$  defined in Electrical Characteristics for each SWx. For a given DIMM design, the distributed capacitance for each SWx varies and is a function of  $I_{tdc}$  and  $I_{peakmax}$  current requirement for that DIMM design. See actual DIMM design for total distributed capacitance.

## 5 DDR5 DIMM Schematic (cont'd)

Figure 18 and Figure 19 show PMIC and passive component layout example for DDR5 SODIMM and DDR5 UDIMM. This layout is for reference and final layout may vary.




Figure 18 — DDR5 DIMM PMIC Layout Example - Top Layer

## 5 DDR5 DIMM Schematic (cont'd)




Figure 19 — DDR5 DIMM PMIC Layout Example - Bottom Layer

---

## 6 Functional Operation

---

### 6.1 PMIC Input Voltage Supply and Ramp Condition

The DDR5 PMIC has one input supply from the platform: VIN\_Bulk.

The VIN\_Bulk supply is used by the PMIC for all three switch (SWA, SWB, SWC) output regulators and two LDO outputs (VOUT\_1.8V and VOUT\_1.0V) regulators. Note that the VOUT\_1.8V LDO output is separate and independent from SWC output, which is for the DRAM VPP rail. The VOUT\_1.0V LDO output is separate and independent from SWA or SWB.

At first power on, the VIN\_Bulk input supply shall reach a minimum threshold voltage of 4.25 V before it can be detected as a valid input supply to the PMIC.

Once the VIN\_Bulk supply is valid and stable, the PMIC shall assert PWR\_GOOD output low, drive VOUT\_1.8V and VOUT\_1.0V supply within  $t_{1.8V\_Ready}$  and  $t_{1.0V\_Ready}$  time respectively. The PMIC drives PWR\_GOOD output signal low only when VIN\_Bulk input supply reaches minimum of 4.25 V. The PWR\_GOOD output is pulled up to either 1.8 V or 3.3 V on the platform or on the host controller.

The PWR\_GOOD pullup voltage (either 1.8 V or 3.3 V) can be available before or after VIN\_Bulk is valid and stable. If PWR\_GOOD pullup voltage is available before VIN\_Bulk is applied, the PWR\_GOOD signal is High and remains High with no leakage path or damage to the PMIC. When VIN\_Bulk is applied to the PMIC, the PMIC asserts PWR\_GOOD output low.

The PMIC shall enable I<sup>2</sup>C/I3C bus interface function within tManagement\_Ready. The host shall not attempt to access the PMIC's memory registers until tManagement\_Ready timing requirement is satisfied.

### 6.2 Power Up Initialization Sequence

During power on, the host shall:

1. Ramp up VIN\_Bulk supply.
2. Hold VIN\_Bulk supply stable for a minimum of tVIN\_Bulk\_to\_VR\_Enable time.
3. Hold VR\_EN pin to static low or high. There is no timing relationship required on VR\_EN pin with respect to VIN\_Bulk input supply ramp up as long as VR\_EN pin is held to static level to either low or high.
4. During VIN\_Bulk ramp, if VR\_EN signal is held low, it can transition to high only once. Once high, it shall remain high. The VR\_EN signal is not allowed to transition to low during VIN\_Bulk ramp up.
5. If VR\_EN pin is held High during VIN\_Bulk ramp up or transitions to High during VIN\_Bulk ramp up, the PMIC turns on its output rails.
6. If VR\_EN pin is held Low during VIN\_Bulk Ramp, assert VR\_EN signal High to turn on PMIC output rails. Alternatively, host can issue VR Enable command by setting register Table 138, "Register 0x32" [7] = '1' via I<sup>2</sup>C/I3C Basic bus or via DEVCTRL CCC to turn on PMIC output rails.


### 6.2.1 Power Up Sequence

Figure 20 to Figure 23 show examples of PMIC power up initialization sequence. Note that the specific sequence of ramping the output regulators (SWA, SWB, SWC) is for example purpose only. The specific ramp up sequence is configurable through power on sequence configuration registers.

After VR Enable command is registered on the I<sup>2</sup>C or I3C Basic bus or VR\_EN pin is registered high, the PMIC shall complete the following steps within tPMIC\_PWR\_GOOD\_OUT:

1. Check VIN\_Bulk Power Good status is valid.
2. Power up itself - PMIC executes Power On Sequence Config 0 (Table 149, “Register 0x40”) to Power On Sequence Config 2 (Table 151, “Register 0x42”) registers and configures PMIC internal registers as programmed in DIMM vendor memory space registers.
3. Power up all enabled output switch regulators and ready for normal operation
4. Update status registers Table 96, “Register 0x08” [5,3:2] and floats PWR\_GOOD signal within maximum of tPMIC\_PWR\_GOOD\_OUT time.

If PMIC PWR\_GOOD signal is not floated within tPMIC\_PWR\_GOOD\_OUT time, the host can access the PMIC status registers for detailed information after tPMIC\_PWR\_GOOD\_OUT time. The PMIC may NACK for any host request on I<sup>2</sup>C or I3C Basic bus after VR Enable command (either with VR\_EN pin high or on I<sup>2</sup>C/I3C Basic Bus) until tPMIC\_PWR\_GOOD\_OUT time expires.



**Figure 20 — Power Up Sequence; VR\_EN Pin High after VIN\_Bulk Ramp; No Bus Command**

### 6.2.1 Power Up Sequence (cont'd)




Figure 21 — Power Up Sequence; VR\_EN Pin High before VIN\_Bulk Ramp; No Bus Command

### 6.2.1 Power Up Sequence (cont'd)




Figure 22 — Power Up Sequence; VR\_EN Pin High during VIN\_Bulk Ramp; No Bus Command

### 6.2.1 Power Up Sequence (cont'd)




Figure 23 — PMIC Power Up Sequence; with Bus Command

### 6.2.1 Power Up Sequence (cont'd)




Figure 24 — PMIC Power Up Sequence; with VR\_EN Pin followed by Bus Command

### 6.3 PMIC Output Rail Turn On Timing

The Figure 25 shows the timing relationship once the PMIC receives VR Enable command (either with VR\_EN pin or on I<sup>2</sup>C/I3C Basic bus) and when it floats PWR\_GOOD output signal; timing parameter tPMIC\_PWR\_GOOD\_OUT applies. This timing parameter is a sum of maximum soft start time and configured delay for each power on sequence configuration registers that are executed plus additional 5 ms timing margin error. The waveform shows each buck regulator output soft start time and delay time once the soft start time expires for each power on sequence config0 to power on sequence config2 registers. Note that if more than one regulators are enabled in a power on sequence config register and if those regulators have different soft start time programmed, then the larger value of that soft start time is used as a reference for delay timer to start. Each regulator will still follow different soft start time to turn on the buck regulator.

The specific example in Figure 25 uses three power on sequence config0 to config2 registers and only one buck regulator is enabled in each power on sequence config 0 to config 2 registers.




Figure 25 — PMIC Power On Timing

## 6.4 Secure Mode and Programmable Mode of Operation

Prior to issuing VR Enable command (either with VR\_EN pin or on I<sup>2</sup>C/I3C Basic bus), the host must configure the register Table 135, “Register 0x2F” [2] appropriately as desired. The PMIC offers two modes of operation after VR Enable command (either with VR\_EN pin or on I<sup>2</sup>C/I3C Basic bus) is registered.

1. Programmable Mode - In this mode, independent of when host issues VR Enable command (either with VR\_EN pin or on I<sup>2</sup>C/I3C Basic bus), the PMIC allows modification to any register in the host region as desired by the host and PMIC responds appropriately.
2. Secure Mode - In this mode, after host issues VR Enable command (either with VR\_EN pin or on I<sup>2</sup>C/I3C Basic bus), the PMIC does not allow modification to registers Table 109, “Register 0x15” to Table 135, “Register 0x2F”, Table 138, “Register 0x32” [7,5:0] in the host region as well as Table 149, “Register 0x40” to Register 0x6F in the DIMM vendor region. These registers are write protected marked with RED color cells in “Register” column in Table 90, “Host Region - Register Map” and in Table 91, “DIMM Vendor Region - Register Map”. The PMIC simply ignores the host request. Throughout this entire standard, when it refers to as PMIC allows access to the registers, it refers to write operation to the registers that are not write protected in secure mode or programmable mode. There is no restriction for the read operation in secure mode or programmable mode. The host must power cycle the PMIC to make any modification. The PMIC power cycle is defined as complete removal of VIN\_Bulk input supply to the PMIC and this definition is applied to the entire standard. The PMIC does allows to modification to any other remaining registers that are not marked in **RED colored** cells in “Register” column in Table 90, “Host Region - Register Map” with I<sup>2</sup>C or I3C Basic bus. The Secure Mode is only applicable once VR Enable command (either with VR\_EN pin or on I<sup>2</sup>C/I3C Basic bus) is registered. This is important because by default Table 135, “Register 0x2F” [2] = ‘0’ when PMIC is first powered up. Prior to VR Enable command (either with VR\_EN pin or on I<sup>2</sup>C/I3C Basic bus), PMIC allows modification to any registers in the host region.

Note that there is one exception in Secure mode of operation. The exception is for register Table 138, “Register 0x32” [7]. This register can get updated with VR\_EN pin assertion/de-assertion or PWR\_GOOD signal input assertion to low or when PMIC internally generates its own VR Disable command due to some fault condition. This register cannot be updated with I<sup>2</sup>C or I3C Basic bus command or with DEVCTRL CCC command.

## 6.5 Power Down Output Regulators

Regardless of how PMIC's output regulators are turned on (with VR\_EN pin or with VR Enable command on I<sup>2</sup>C/I3C Basic bus), the PMIC's output regulators are powered down as described below depending on PMIC's mode of operation.

### 6.5.1 Programmable Mode Operation; R1A[4] = '0'

The PMIC allows host to power down any or all output regulators by any of the three methods below.

1. The VR Disable command (Table 138, "Register 0x32" [7] = '0' or VR\_EN pin transitions to low). The PMIC executes power off sequence config0 (Table 167, "Register 0x58") to power off sequence config2 (Table 169, "Register 0x5A") to preserve the appropriate voltage relationship as configured in the registers. The PMIC controls the PWR\_GOOD signal as following in bullet a and bullet b:
  - a. If VR Disable command with a pin (i.e., VR\_EN pin transitions to Low), PMIC asserts PWR\_GOOD signal Low. The host can re-enable the PMIC's output regulators by VR\_EN pin transition to High. The PMIC executes power on sequence config 0 to power on sequence config 2 registers and floats PWR\_GOOD signal after tPMIC\_PWR\_GOOD\_OUT timing parameter is satisfied. See Figure 26. The PMIC does not require power cycle.
  - b. If VR Disable command on a I<sup>2</sup>C/I3C Bus (i.e., Table 138, "Register 0x32" [7] = '0'), PMIC keeps the PWR\_GOOD signal floating because this is an intentional command from the host and not a fault condition. The host can re-enable the PMIC's output regulators by issuing VR\_EN command on the I<sup>2</sup>C/I3C bus (i.e., Table 138, "Register 0x32" [7] = '1'). The PMIC executes power on sequence config 0 to power on sequence config 2 registers and continues to float the PWR\_GOOD signal until tPMIC\_PWR\_GOOD\_OUT time at which point, PMIC assumes normal control of PWR\_GOOD signal. See Figure 27. The PMIC does not require power cycle.
  - c. The simultaneous usage of VR\_EN pin and I<sup>2</sup>C/I3C bus command to turn on/off the PMIC is not allowed. If the VR\_EN pin transitions to Low first, the PWR\_GOOD signal follows as described in bullet a and PWR\_GOOD signal remains low even if there is a subsequent I<sup>2</sup>C/I3C bus command as described in bullet b.
2. Configuring one or more bits in Table 135, "Register 0x2F" [6:4:3] to '0' in any specific sequence that is desired by the host. The PMIC does not execute power off sequence config0 (Table 167, "Register 0x58") to power off sequence config2 (Table 169, "Register 0x5A") on its own. The PMIC keeps the PWR\_GOOD signal floating because this is intentional command from the host and not a fault condition. Note that host can re-enable any of disabled output regulators by configuring one or more bits in Table 135, "Register 0x2F" [6,4:3] to '1' in any specific sequence that is desired by the host. The PMIC keeps the PWR\_GOOD signal floating. The PWR\_GOOD signal behavior is same as in Figure 27.
3. If Table 138, "Register 0x32" [5] = '1', driving PWR\_GOOD input low. The PMIC executes power off sequence config0 (Table 167, "Register 0x58") to power off sequence config2 (Table 169, "Register 0x5A") to preserve the appropriate voltage relationship as configured in the registers and drives PWR\_GOOD signal low. The PMIC preserves all register contents including the MTP error log registers. If host re-enables PMIC's output regulators by issuing VR\_EN command on the I<sup>2</sup>C/I3C Basic bus (i.e., Table 138, "Register 0x32" [7] = '1'), the PMIC executes power on sequence config 0 to power on sequence config 2 registers and floats PWR\_GOOD output signal after tPMIC\_PWR\_GOOD\_OUT timing parameter is satisfied. The PMIC does not require power cycle.

### 6.5.1 Programmable Mode Operation; R1A[4] = '0' (cont'd)

The PMIC, on its own, can generate internal VR Disable command at any time due to one or more events listed in Table 28 under column “Trigger VR Disable”. The PMIC executes power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”) to preserve the appropriate voltage relationship as configured in the registers. The PMIC asserts PWR\_GOOD signal low. The host can re-enable PMIC’s output regulators with VR Enable command with either Table 138, “Register 0x32” [7] = ‘1’ or VR\_EN pin transitions to high and PMIC turns on its output regulators and floats PWR\_GOOD signal. The PMIC does not require power cycle.





Figure 26 — Power Down with VR\_EN Pin; R1A[4]=0; Program Mode; PWR\_GOOD Signal

### 6.5.1 Programmable Mode Operation; R1A[4] = ‘0’ (cont’d)



**Figure 27 — Power Down with VR\_DIS; R1A[4]=0; Program. Mode; PWR\_GOOD Signal**

### 6.5.2 Programmable Mode Operation; R1A[4] = ‘1’

The PMIC allows host to power down any or all output regulators by any of the three methods below.

1. The VR Disable command (Table 138, “Register 0x32” [7] = ‘0’ or VR\_EN pin transitions to low). The PMIC executes power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”) to preserve the appropriate voltage relationship as configured in the registers and enters in P1 state. The PMIC controls the PWR\_GOOD signal as following in bullet a and bullet b:
  - a. If VR Disable command with a pin (i.e., VR\_EN pin transitions to Low), PMIC asserts PWR\_GOOD signal Low. The host can re-enable the PMIC’s output regulators by VR\_EN pin transition to High. The PMIC exits from P1 state and executes power on sequence config 0 to power on sequence config 2 registers and floats PWR\_GOOD signal after tPMIC\_PWR\_GOOD\_OUT timing parameter is satisfied. See Figure 28. The PMIC does not require power cycle.

### 6.5.2 Programmable Mode Operation; R1A[4] = ‘1’ (cont’d)

- b. If VR Disable command on a I<sup>2</sup>C/I3C Basic Bus (i.e., Table 138, “Register 0x32” [7] = ‘0’), PMIC keeps the PWR\_GOOD signal floating because this is an intentional command from the host and not a fault condition. The PMIC exits from P1 state with only VR\_EN pin transition to High. The host can re-enable the PMIC’s output regulators by VR\_EN pin transition to High and PMIC executes power on sequence config 0 to power on sequence config 2 registers. The PMIC continues to float PWR\_GOOD signal until tPMIC\_PWR\_GOOD\_OUT timing parameter is satisfied and at that point PMIC assumes normal control of PWR\_GOOD signal. See Figure 29. The PMIC does not require power cycle.
  - c. The simultaneous usage of VR\_EN pin and I<sup>2</sup>C/I3C bus command to turn on/off the PMIC is not allowed. If the VR\_EN pin transitions to Low first, the PWR\_GOOD signal follows as described in bullet a and PWR\_GOOD signal remains low even if there is a subsequent I<sup>2</sup>C/I3C bus command as described in bullet b.
2. Configuring one or more bits in Table 135, “Register 0x2F” [6:4:3] to ‘0’ in any specific sequence that is desired by the host. The PMIC does not execute power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”) on its own. The PMIC keeps the PWR\_GOOD signal floating because this is intentional command from the host and not a fault condition. Note that host can re-enable any of disabled output regulators by configuring one or more bits in Table 135, “Register 0x2F” [6,4:3] to ‘1’ in any specific sequence that is desired by the host. The PMIC keeps the PWR\_GOOD signal floating. The PWR\_GOOD signal behavior is same as in Figure 29.
  3. If Table 138, “Register 0x32” [5] = ‘1’, driving PWR\_GOOD input low. The PMIC executes power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”) to preserve the appropriate voltage relationship as configured in the registers and drives PWR\_GOOD signal low. The PMIC preserves all register contents including the MTP error log registers. The PMIC does not enter in P1 state. If host re-enables PMIC’s output regulators by issuing VR\_EN command on I<sup>2</sup>C/I3C Basic bus (i.e., Table 138, “Register 0x32” [7] = ‘1’), the PMIC executes power on sequence config 0 to power on sequence config 2 registers and floats PWR\_GOOD signal after tPMIC\_PWR\_GOOD\_OUT timing parameter is satisfied. The PMIC does not require power cycle.

The PMIC, on its own, can generate internal VR Disable command at any time due to one or more events listed in Table 28 under column “Trigger VR Disable”. The PMIC executes power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”) to preserve the appropriate voltage relationship as configured in the registers. The PMIC does not enter in P1 state. The PMIC assert PWR\_GOOD signal low. The host can re-enable PMIC’s output regulators with VR Enable command with either Table 138, “Register 0x32” [7] = ‘1’ or VR\_EN pin transitions to high and PMIC turns on its output regulators and floats PWR\_GOOD signal. The PMIC does not require power cycle.

### 6.5.2 Programmable Mode Operation; R1A[4] = '1' (cont'd)




Figure 28 — Power Down with VR\_EN Pin; R1A[4]=1; Program. Mode; PWR\_GOOD Signal

### 6.5.2 Programmable Mode Operation; R1A[4] = ‘1’ (cont’d)




Figure 29 — Power Down with VR\_DIS; R1A[4]=1; Program. Mode; PWR\_GOOD Signal

### 6.5.3 Secure Mode Operation; R1A[4] = ‘0’

The PMIC allows host to power down any or all output regulators by any of the two methods below.

1. The VR Disable command with VR\_EN pin transitions to low. The PMIC asserts PWR\_GOOD signal Low. The PMIC executes power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”) to preserve the appropriate voltage relationship as configured in the registers. The host can re-enable the PMIC’s output regulators by VR\_EN pin transition to High. The PMIC executes power on sequence config 0 to power on sequence config 2 registers and floats PWR\_GOOD signal after tPMIC\_PWR\_GOOD\_OUT timing parameter is satisfied. See Figure 30. The PMIC does not require power cycle.
  - a. Note that VR Disable or Enable command on a I<sup>2</sup>C/I3C Basic Bus (i.e., Table 138, “Register 0x32” [7] = ‘0’ or ‘1’) has no effect on the PMIC. Also, configuring one or more bits in Table 135, “Register 0x2F” [6:4:3] to ‘0’ has no effect on the PMIC. See Figure 31.

### 6.5.3 Secure Mode Operation; R1A[4] = '0' (cont'd)

2. If Table 138, “Register 0x32” [5] = ‘1’, driving PWR\_GOOD input low. The PMIC executes power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”) to preserve the appropriate voltage relationship as configured in the registers; drives PWR\_GOOD signal low and unlocks only Table 138, “Register 0x32” [7]. The PMIC preserves all register contents including the MTP error log registers and keeps all write protect registers locked except for the Table 138, “Register 0x32” [7]. When host issues VR Enable command by I<sup>2</sup>C/I3C Basic bus, the PMIC executes Power on sequence config 0 to Power on sequence config 2 registers, floats PWR\_GOOD output signal after tPMIC\_PWR\_GOOD\_OUT timing parameter is satisfied and re-locks register Table 138, “Register 0x32” [7]. The PMIC does not require power cycle to re-enable PMIC’s output regulators.

The PMIC, on its own, can generate internal VR Disable command at any time due to one or more events listed in Table 28 under column “Trigger VR Disable”. The PMIC executes power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”) to preserve the appropriate voltage relationship as configured in the registers. The PMIC assert PWR\_GOOD signal low. The PMIC requires power cycle. The VR Enable command with either Table 138, “Register 0x32” [7] = ‘1’ or VR\_EN pin transitions to high has no effect on PMIC and PMIC keeps it PWR\_GOOD signal low.

### 6.5.4 Secure Mode Operation; R1A[4] = '1'

The PMIC allows host to power down any or all output regulators by any of the two methods below.

1. The VR Disable command with VR\_EN pin transitions to low. The PMIC asserts PWR\_GOOD signal Low. The PMIC executes power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”) to preserve the appropriate voltage relationship as configured in the registers and enters in P1 state. The host can re-enable the PMIC’s output regulators by VR\_EN pin transition to High. The PMIC exits from P1 state and executes power on sequence config 0 to config 2 registers and floats PWR\_GOOD signal after tPMIC\_PWR\_GOOD\_OUT timing parameter is satisfied. See Figure 32. The PMIC does not require power cycle.
  - a. Note that VR Disable or Enable command on a I<sup>2</sup>C/I3C Basic Bus (i.e., Table 138, “Register 0x32” [7] = ‘0’ or ‘1’) has no effect on the PMIC. Also, configuring one or more bits in Table 135, “Register 0x2F” [6,4:3] to ‘0’ has no effect on the PMIC. See Figure 31.
2. If Table 138, “Register 0x32” [5] = ‘1’, driving PWR\_GOOD input low. The PMIC executes power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”) to preserve the appropriate voltage relationship as configured in the registers; drives PWR\_GOOD signal low and unlocks only Table 138, “Register 0x32” [7]. The PMIC preserves all register contents including the MTP error log registers and keeps all write protect registers locked except for the Table 138, “Register 0x32” [7]. The PMIC does not enter in P1 state. When host issues VR Enable command by I<sup>2</sup>C/I3C Basic bus, the PMIC executes Power on sequence config 0 to Power on sequence config 2 registers, floats PWR\_GOOD output signal after tPMIC\_PWR\_GOOD\_OUT timing parameter is satisfied and re-locks register Table 138, “Register 0x32” [7]. The PMIC does not require power cycle to re-enable PMIC’s output regulators.

The PMIC, on its own, can generate internal VR Disable command at any time due to one or more events listed in Table 28 under column “Trigger VR Disable”. The PMIC executes power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”) to preserve the appropriate voltage relationship as configured in the registers. The PMIC does not enter in P1 state. The PMIC assert PWR\_GOOD signal low. The PMIC requires power cycle. The VR Enable command with either Table 138, “Register 0x32” [7] = ‘1’ or VR\_EN pin transitions to high has no effect on PMIC and PMIC keeps it PWR\_GOOD signal low.

#### 6.5.4 Secure Mode Operation; R1A[4] = '1' (cont'd)




Figure 30 — Power Down with VR\_EN Pin; R1A[4]=0; Secure Mode; PWR\_GOOD Signal

#### 6.5.4 Secure Mode Operation; R1A[4] = '1' (cont'd)




Figure 31 — VR\_DIS or VR\_EN CMD on Bus; R1A[4]=x; Secure Mode; PWR\_GOOD Signal

#### 6.5.4 Secure Mode Operation; R1A[4] = '1' (cont'd)




Figure 32 — Power Down with VR\_EN Pin; R1A[4]=1; Secure Mode; PWR\_GOOD Signal

## 6.6 PMIC Output Rail Off Timing

Figure 33 shows the timing relationship once the PMIC registers VR Disable command internally due to fault condition as listed in Table 28, “Events Interrupt Summary”. The waveform shows each buck regulator output soft stop time and delay time once the soft stop time expires from each power off sequence config0 to power off sequence config2 registers. Note that if more than one regulators are disabled in a power off sequence config register and if those regulators have different soft stop time programmed, then the larger value of that soft stop time is used as a reference for delay timer to start. Each regulator will still follow different soft stop time to turn off the buck regulator.

The specific example in Figure 33 uses only three power off sequence config0 to config2 registers and only one buck regulator is disabled in power off sequence config 0, config 1 and config 2 registers.




Figure 33 — PMIC Power Off Timing Due to Internal Fault Condition

### 6.6.1 Power Down Output Regulators During Power On Sequence

During power on as described in Clause 6.2, it is possible that PMIC can trigger VR Disable command on its own as described in Table 28, “Events Interrupt Summary” when one or more regulators are already turned on even while other remaining output regulators are not yet turned on because PMIC has not completed the power on sequence config registers. For these type of cases, the PMIC will not execute the remaining power on sequence config registers and will immediately jump to executing the power off sequence config0 to power off sequence config2 registers. The PMIC will update the status registers and error log registers appropriately as normal because it generated VR Disable command on its own. The PWR\_GOOD output signal would remain low.

## 6.7 Power Good (PWR\_GOOD) Signal

The PWR\_GOOD output signal type can be configured as either output only or input and output through register Table 138, “Register 0x32” [5]. By default, PWR\_GOOD is an output signal. The PWR\_GOOD signal can only be configured once, at power on, before issuing VR Enable command (either with VR\_EN pin or on I<sup>2</sup>C/I3C Basic bus). The PWR\_GOOD signal configuration applies to both secure mode or programmable mode of operation.

Clause 6.7.1, Clause 6.7.2, Table 25, and Table 26 describe PMIC behavior.

**Table 25 — PMIC Operation; PWR\_GOOD Type: Input and Output**

External PWR_GOOD Input	PMIC's Internal PWR_GOOD	PMIC Operation	Notes
High	High	High (Power Good) Normal Operation	
High	Low	Low (Power Not Good) PMIC Communicates its Status; Clause 6.7.1	1,2
Transition from High to Low	High	Low; (PMIC Good) PMIC Executes VR Disable Command	3
Low	Low	Low; (PMIC Power Not Good) PMIC Internally Generates VR Disable Command	

NOTE 1 The PMIC indicates its own internal status and it may shut down on its own by following Power Off Config0 to Power Off Config2 sequence.  
 NOTE 2 This is a transient state and the net results of the PWR\_GOOD signal is Low.  
 NOTE 3 The PMIC shuts down based on external command by following Power Off Config0 to Power Off Config2 sequence.

**Table 26 — PMIC Operation; PWR\_GOOD Type: Output Only**

External PWR_GOOD Input	PMIC's Internal PWR_GOOD	PMIC Operation	Notes
X (High or Low)	High	Normal Operation	
X (High or Low)	Low	PMIC communicates its status; Clause 6.7.1	1

NOTE 1 The PMIC indicates its own internal status and it may shut down on its own by following Power Off Config0 to Power Off Config2 sequence.

### 6.7.1 PWR\_GOOD as Output Only Signal

When Table 138, “Register 0x32” [5] = ‘0’, the PWR\_GOOD signal type is output only; the input of PWR\_GOOD signal is ignored.

The PMIC PWR\_GOOD pin indicates status of VIN\_Bulk input supply and all output regulators (VOUT\_A, VOUT\_B, VOUT\_C, VOUT\_1.8V, VOUT\_1.0V). The PMIC floats PWR\_GOOD pin when VIN\_Bulk input supply is valid and all enabled output regulator’s (VOUT\_A, VOUT\_B, VOUT\_C, VOUT\_1.8V, VOUT\_1.0V) tolerances are maintained as configured in the appropriate register space.

At first power up, when input supply VIN\_Bulk is ramped up and stable, the PMIC keeps PWR\_GOOD pin asserted to low; however PMIC updates corresponding status register. By default, the register Table 138, “Register 0x32” [5] = ‘0’. Once PMIC receives VR Enable command (either with VR\_EN pin or on I<sup>2</sup>C/I3C Basic bus) from the host, the PMIC enables all appropriate output regulators and updates corresponding status registers and enters into operating state called as “Regulation”.

### **6.7.1 PWR\_GOOD as Output Only Signal (cont'd)**

At this point, PMIC floats PWR\_GOOD pin and the external board pullup resistor pulls the pin high as there may be other PMIC on different DIMM may be driving the PWR\_GOOD pin low. Once the PWR\_GOOD pin is pulled high (i.e., no other PMIC is driving the PWR\_GOOD pin low), the PMIC remains in “Regulation” state.

Once the PWR\_GOOD pin is high, if PMIC detects any condition either on VIN\_Bulk input supply or any of the output regulators (VOUT\_A, VOUT\_B, VOUT\_C, VOUT\_1.8V, VOUT\_1.0V) that causes the PMIC to update it status registers to indicate the power status is not good, then PMIC asserts PWR\_GOOD pin low and keeps it asserted until the host explicitly takes a specific action corresponding to it. The PMIC does not automatically let the PWR\_GOOD pin float (i.e., get High) even if the condition that triggered the PMIC to assert the PWR\_GOOD pin no longer exists. In other words, the PMIC’s PWR\_GOOD pin is latched and once latched, it must be explicitly addressed by the host.

If PMIC is operating in Secure mode of operation, see Clause 6.5.3 and Clause 6.5.4 for additional information.

If PMIC is in Programmable mode of operation, see Clause 6.5.1 and Clause 6.5.2 for additional information.

### **6.7.2 PWR\_GOOD as Input and Output Signal**

When Table 138, “Register 0x32” [5] = ‘1’, the PWR\_GOOD signal type is both input and output and is only applicable after host issues VR Enable command (either with VR\_EN pin or on I2C/I3C Basic bus). Also note that simultaneous usage of PWR\_GOOD pin as IO and VR\_EN pin is not allowed and considered an illegal configuration. In other words, if VR\_EN pin is intended to be used to turn on and turn off output rails, the PWR\_GOOD pin must be configured as output only. If PWR\_GOOD pin is intended to be used as IO, the VR\_EN pin must be connected to GND on the board.

The PMIC PWR\_GOOD pin indicates status of VIN\_Bulk input supply and all output regulators (VOUT\_A, VOUT\_B, VOUT\_C, VOUT\_1.8V, VOUT\_1.0V). The PMIC floats PWR\_GOOD pin when VIN\_Bulk input supply is valid and all enabled output regulator’s (VOUT\_A, VOUT\_B, VOUT\_C, VOUT\_1.8V, VOUT\_1.0V) tolerances are maintained as configured in the appropriate register space.

At first power up, when input supply VIN\_Bulk is ramped up and stable, the PMIC keeps PWR\_GOOD pin asserted to low; however PMIC updates corresponding status register. The host, prior to issuing VR Enable command on I2C/I3C Basic bus, can configure the register Table 138, “Register 0x32” [5] = ‘1’. When host issues VR Enable command on I2C/I3C Basic bus, the PMIC turns on its output regulators and updates corresponding status registers and enters into operating state called “Regulation”. At this point, the PMIC floats PWR\_GOOD pin and waits for external board pullup resistor to pull the pin high as there may be other PMIC on different DIMM may be driving the PWR\_GOOD pin low. Once the PWR\_GOOD pin is pulled high (i.e., no other PMIC is driving the PWR\_GOOD pin low), the PMIC automatically enters in to operating state called “Bulk Control Link Monitor”.

Once the PWR\_GOOD pin is high, if PMIC detects any condition either on VIN\_Bulk input supply or any of the output regulators (VOUT\_A, VOUT\_B, VOUT\_C, VOUT\_1.8V, VOUT\_1.0V) that causes the PMIC to update it status registers to indicate the power status is not good, then PMIC asserts PWR\_GOOD pin low and keeps it asserted until the host explicitly takes a specific action corresponding to it. The PMIC does not automatically let the PWR\_GOOD pin float (i.e., get High) even if the condition that triggered the PMIC to assert the PWR\_GOOD pin no longer exists. In other words, the PMIC’s PWR\_GOOD pin is latched and once latched, it must be explicitly addressed by the host.

### 6.7.2 PWR\_GOOD as Input and Output Signal (cont'd)

In this “Bulk Control Link Monitor” operating state, the PMIC behavior is as follows:

If PMIC is operating in Secure mode of operation, see Clause 6.5.3 and Clause 6.5.4 for additional information.

- PMIC allows PWR\_GOOD input signal low at any time. The host must keep the PWR\_GOOD signal low for minimum tPWR\_GOOD\_Low\_Pulse\_Width to issue command to PMIC to execute VR Disable. When PMIC detects PWR\_GOOD signal low, the PMIC internally triggers VR Disable command and shuts off all output regulators (the PMIC executes power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”)); drives PWR\_GOOD signal low and unlocks only Table 138, “Register 0x32” [7]. The PMIC preserves all register contents including the MTP error log registers and keeps all write protect registers locked except for the Table 138, “Register 0x32” [7]. As long as there is valid VIN\_Bulk input supply, the PMIC allows read access to all its configuration registers. The PMIC allows write access to non-locked configuration registers and register Table 138, “Register 0x32” [7]. If host issues VR Enable command by I<sup>2</sup>C/I3C bus, the PMIC executes Power on sequence config 0 to Power on sequence config 2 registers, floats PWR\_GOOD output signal and re-locks register Table 138, “Register 0x32” [7].

If PMIC is in Programmable mode of operation, see Clause 6.5.3 and Clause 6.5.4 for additional information.

- PMIC allows PWR\_GOOD input signal low at any time. The host must keep the PWR\_GOOD signal low for minimum tPWR\_GOOD\_Low\_Pulse\_Width to issue command to PMIC to execute VR Disable. When PMIC detects PWR\_GOOD signal low, the PMIC internally triggers VR Disable command and shuts off all output regulators (the PMIC executes power off sequence config0 (Table 167, “Register 0x58”) to power off sequence config2 (Table 169, “Register 0x5A”)); drives PWR\_GOOD signal low. The PMIC preserves all register contents including the MTP error log registers. As long as there is valid VIN\_Bulk input supply, the PMIC allows read and write access to all its configuration registers. The host can issue VR Enable command with VR\_EN command on I<sup>2</sup>C/I3C Basic bus (i.e., Table 138, “Register 0x32” [7] = ‘1’) again to turn on the PMIC’s output regulator and PMIC will execute Power On Config0 to Config2 registers and floats PWR\_GOOD output signal.

## 6.8 Idle State and Quiescent Power State

Quiescent Power State definition: VIN\_Bulk nominal = 5.0 V. All circuits including PMIC switch output and LDO output regulators are off. VR\_EN signal is at static low or high level. I<sup>2</sup>C or I3C Basic interface access is not allowed and is pulled high. PID signal is at static low or high level. This state is only applicable if Table 114, “Register 0x1A” [4] = ‘1’. This state is labeled as P1 state in Figure 34.

Idle Power State definition: VIN\_Bulk nominal = 5.0 V. All circuits including PMIC switch output and LDO output regulators are on with 0 A load. VR\_EN signal is at static low or high level. I<sup>2</sup>C or I3C Basic interface access is allowed but bus is pulled high. PID signal is at static low or high level. This state is only applicable if Table 114, “Register 0x1A” [4] = ‘0’. This state is labeled as P3a state in Figure 34 below. P3a state is a same state as P3 state but load on all switch outputs regulators and LDO output regulators is 0 A.

Figure 34 shows high level PMIC states and its definition. The state transitions from each state is defined in Table 27.




Figure 34 — State Definition and Transitions

## 6.8 Idle State and Quiescent Power State (cont'd)

Table 27 — State Transitions

Start State	Activity	Register Setting			End State	PWR_GOOD Output <sup>1</sup>	Power Cycle Required?	Note
		R2F[2]	R32[5]	R1A[4]				
P0	Valid VIN_Bulk	N/A	N/A	N/A	P2_B	Low	N/A	
P1	VR_EN; High to Low	X	X	X		N/A		
	VR_EN Pin; Low to High	X	X	0		N/A		
	VR_DIS CMD on I <sup>2</sup> C/I3C Bus	X	X	1	P3	Hi-Z	No	
P2_B	VR_EN CMD on I <sup>2</sup> C/I3C Bus	X	X	1	P1	No Change	N/A	
	VR_EN Pin Transition to High	X	0	X	P3	Hi-Z	N/A	
	VR_EN CMD on Bus	X	X	X	P3	Hi-Z	N/A	2
P3	VR_EN Pin; High to Low	X	0	0	P2_A1	Low		
	VR_EN Pin; Low to High	X	0	1	P1	Low		
	VR_DIS CMD on I <sup>2</sup> C/I3C Bus	X	1	X		Illegal Configuration		2
	VR_EN CMD on I <sup>2</sup> C/I3C Bus	1	X	0	P2_A1	Hi-Z		
	PWR_GOOD Input Low	1	X	1	P1	Hi-Z		
	Internal VR Disable Event	0	X	X	P3	Hi-Z	N/A	
	VIN Bulk Invalid	X	X	X	P3	Hi-Z	N/A	4
	VR_EN Pin; High to Low	X	0	X	P3	Hi-Z	N/A	5,6
	VR_EN Pin; Low to High	X	1	X	P2_A1	Low		6
	VR_DIS CMD on I <sup>2</sup> C/I3C Bus	0	1	X	P2_A1	Low		6
	Internal VR Disable Event	0	X	X	P2_A2	Low	Yes	
P2_A1	VIN Bulk Invalid	1	X	X	P2_A2	Low	No	7
	VR_EN Pin; High to Low	X	X	X	P0	N/A	N/A	
	VR_EN Pin; Low to High	X	1	X		No Change	N/A	8
	VR_DIS CMD on I <sup>2</sup> C/I3C Bus	X	0	0	P3	Hi-Z	No	
	VR_EN CMD on I <sup>2</sup> C/I3C Bus	X	0	1		N/A		9
	Internal VR Disable Event	0	0	0	No Change	No Change	N/A	10
	VIN Bulk Invalid	0	1	X	P3	Hi-Z	No	
	VIN Bulk Invalid	0	0	1	N/A	N/A	N/A	
	VIN Bulk Invalid	1	X	0	P3	Hi-Z	No	
	VIN Bulk Invalid	1	1	1	P3	Hi-Z	No	
	VIN Bulk Invalid	1	0	1		N/A		8

**Table 27 — State Transitions (cont'd)**

Start State	Activity	Register Setting			End State	PWR_GOOD Output <sup>1</sup>	Power Cycle Required?	Note
		R2F[2]	R32[5]	R1A[4]				
P2_A2	VR_EN Pin; High to Low	X	X	X	No Change	No Change	N/A	12
	VR_EN Pin; Low to High	0	X	X	P2_A2	Low	Yes	
		1	0	0	P3	Hi-Z	No	
		1	0	1	P3	Hi-Z	No	
		1	1	X	Illegal Configuration			2
	VR_EN CMD on I <sup>2</sup> C/I3C Bus	0	X	X	P2_A2	Low	Yes	
		1	X	0	P3	Hi-Z	No	
		1	0	1	P3	Hi-Z	No	
		1	1	1	P3	Hi-Z	No	
	Internal VR Disable Event	0	X	X	No Change	No Change	Yes	
		1	X	X	No Change	No Change	No	7,11
	VIN_Bulk Invalid	X	X	X	P0	N/A	N/A	

NOTE 1 This represents PMIC's PWR\_GOOD output signal; all power is good; no fault event.

NOTE 2 Simultaneous usage of VR\_EN pin and PWR\_GOOD IO type (Table 138, "Register 0x32" [5] = '1') is not allowed and considered an illegal configuration. If VR\_EN pin is intended to be used to turn on or off output rails, PWR\_GOOD signal must be configured as O only (i.e., Table 138, "Register 0x32" [5] = '0'). VR\_EN pin must be tied to GND if PWR\_GOOD signal is intended to be configured as IO (Table 138, "Register 0x32" [5] = '1').

NOTE 3 PMIC is already in P3 state. It assumes PMIC entered in P3 state with VR\_EN command on I<sup>2</sup>C/I3C bus.

NOTE 4 PMIC is already in P3 state. It assumes PMIC entered in P3 state with VR\_EN pin transition to High.

NOTE 5 PMIC PWR\_GOOD IO Type is configured as Output Only.

NOTE 6 PMIC's input of PWR\_GOOD is Low. But internally, PMIC's PWR\_GOOD output signal is Hi-Z.

NOTE 7 PMIC allows to re-enable output regulators with VR Enable command (either with VR\_EN pin or on I<sup>2</sup>C/I3C bus) assuming that event is no longer present and status registers are cleared.

NOTE 8 PMIC is already in P2\_A1 state and so VR\_EN pin transition has no meaning.

NOTE 9 Since Table 114, "Register 0x1A" [4] = '1', the PMIC never enters into P2\_A1 state if there is no event, PMIC always enters in P1 state.

NOTE 10 PMIC is already in P2\_A1 state with VR\_EN pin. So VR\_DIS command on the bus has no effect.

NOTE 11 Power cycle is always required if there is a thermal shutdown regardless of the register Table 135, "Register 0x2F" [2] setting.

NOTE 12 PMIC is already in P2\_A2 state and so VR\_EN pin transition has no meaning.

## 6.9 GSI\_n Signal

General Status Interrupt (GSI\_n) is an Open Drain output signal. By default at power on, GSI\_n output is disabled. The host can enable the GSI\_n output by setting Table 115, “Register 0x1B” [3] = ‘1’. Typically, GSI\_n output is pulled up to 1 KΩ resistor to 1.8 V or 3.3 V. The PMIC asserts GSI\_n output for the events as described in Table 28.

## 6.10 Function Interrupt - PWR\_GOOD and GSI\_n Output Signals

This clause defines the output functionality of GSI\_n pin and PWR\_GOOD (Table 138, “Register 0x32” [5] = ‘0’) pin.

When mask register bits are not set, the PMIC asserts its GSI\_n output and assert PWR\_GOOD output signals as shown in Table 28 when any event occurs. The table also highlights 9 events that causes PMIC to generate internally VR Disable command. For remaining events that do not trigger internal VR Disable command, the PMIC continues to operate as normal.

**Table 28 — Events Interrupt Summary**

Event	Status Bit	Clear Bit	Mask Bit	Threshold Bits	Trigger VR Disable?	PWR_GOOD Output	GSI_n Output
VIN Bulk Over Voltage	R08 [0]	R10 [0]	R15 [0]	R1B [7]	Yes	Low	Low
SWA Output Power Good	R08 [5]	R10 [5]	R15 [5]	R21 [1:0]; R22 [7:6]	No	Low	Low
SWB Output Power Good	R08 [3]	R10 [3]	R15 [3]	R25 [1:0]; R26 [7:6]	No	Low	Low
SWC Output Power Good	R08 [2]	R10 [2]	R15 [2]	R27 [1:0]; R28 [7:6]	No	Low	Low
1.8 V LDO Power Good	R09 [5]	R11 [5]	R16 [5]	R1A [2]	No	Low	Low
1.0 V LDO Power Good	R33 [2]	R14 [2]	R19 [2]	R1A [0]	No	Low	Low
SWA Output Over Voltage	R0A [7]	R12 [7]	R17 [7]	R22 [5:4]	Yes	Low	Low
SWB Output Over Voltage	R0A [5]	R12 [5]	R17 [5]	R26 [5:4]	Yes	Low	Low
SWC Output Over Voltage	R0A [4]	R12 [4]	R17 [4]	R28 [5:4]	Yes	Low	Low
SWA Output Under Voltage	R0B [3]	R13 [3]	R18 [3]	R22 [3:2]	Yes	Low	Low
SWB Output Under Voltage	R0B [1]	R13 [1]	R18 [1]	R26 [3:2]	Yes	Low	Low
SWC Output Under Voltage	R0B [0]	R13 [0]	R18 [0]	R28 [3:2]	Yes	Low	Low
VIN Bulk Input Under Voltage	N/A	N/A	N/A	Vendor Specific	Yes	Low	Low
SWA Output Current Limit	R0B [7]	R13 [7]	R18 [7]	R20 [7:6]	No	High	Low
SWB Output Current Limit	R0B [5]	R13 [5]	R18 [5]	R20 [3:2]	No	High	Low
SWC Output Current Limit	R0B [4]	R13 [4]	R18 [4]	R20 [1:0]	No	High	Low
SWA Output High Current/Power	R09 [3]	R11 [3]	R16 [3]	R1C [7:2]	No	High	Low
SWB Output High Current/Power	R09 [1]	R11 [1]	R16 [1]	R1E [7:2]	No	High	Low
SWC Output High Current/Power	R09 [0]	R11 [0]	R16 [0]	R1F [7:2]	No	High	Low
High Temperature Warning	R09 [7]	R11 [7]	R16 [7]	R1B [2:0]	No	High	Low
Critical Temperature	R08[6]	N/A	N/A	R2E [2:0]	Yes	Low	Low
PEC Error	R0A [3]	R12 [3]	R17 [3]	N/A	No	High	Low
Parity Error	R0A [2]	R12 [2]	R17 [2]	N/A	No	High	Low

The host is expected to read appropriate status registers to determine and isolate the cause of the GSI\_n signal assertion or PWR\_GOOD signal assertion. The host may attempt to clear or mask the appropriate corresponding interrupt event. The PMIC keeps the GSI\_n signal asserted or PWR\_GOOD signal asserted until the appropriate corresponding registers are explicitly cleared or masked by the host. Table 29 and Table 30 shows the PMIC’s response of GSI\_n signal and PWR\_GOOD output signal for each event before and after host issues the Clear command. Table 29 and Table 30 assume that all mask bits are either ‘0’ or ‘1’ for simplicity.

## 6.10 Function Interrupt - PWR\_GOOD and GSI\_n Output Signals (cont'd)

**Table 29 — PMIC Response for Clear Command by Host - 1**

	Event Occurred; All Mask Bits = '0'		Clear Command; Event Not Present; All Mask Bits = '0'		Event Occurred; All Mask Bits = '1'		Clear Command; Event Not Present; All Mask Bits = '1'	
			R2F [1:0] = '00' or '01' or '10'		R2F [1:0] = '00'		R2F [1:0] = '00'	
Event	PWR_GO OD Output	GSI_n Output	PWR_GO OD Output	GSI_n Output	PWR_GO OD Output	GSI_n Output	PWR_GO OD Output	GSI_n Output
VIN_Bulk Over Voltage	Low	Low	Low	High	Low	High	Low	High
SWA Output Power Good	Low	Low	High	High	Low	High	High	High
SWB Output Power Good	Low	High	High	High	Low	High	High	High
SWC Output Power Good	Low	High	High	High	Low	High	High	High
1.8 V LDO Power Good	Low	Low	High	High	Low	High	High	High
1.0 V LDO Power Good	Low	Low	High	High	Low	High	High	High
SWA Output Over Voltage	Low	Low	Low	High	Low	High	Low	High
SWB Output Over Voltage	Low	Low	High	High	Low	High	Low	High
SWC Output Over Voltage	Low	Low	Low	High	Low	High	Low	High
SWA Output Under Voltage	Low	Low	Low	High	Low	High	Low	High
SWB Output Under Voltage	Low	Low	High	High	Low	High	Low	High
SWC Output Under Voltage	Low	Low	Low	High	Low	High	Low	High
VIN_Bulk Input Under Voltage	Low	Low	N/A	N/A	N/A	N/A	N/A	N/A
SWA Output Current Limit	High	Low	High	High	High	High	High	High
SWB Output Current Limit	High	Low	High	High	High	High	High	High
SWC Output Current Limit	High	Low	High	High	High	High	High	High
SWA Output High Current/Power	High	Low	High	High	High	High	High	High
SWB Output High Current/Power	High	Low	High	High	High	High	High	High
SWC Output High Current/Power	High	Low	High	High	High	High	High	High
High Temperature Warning	High	Low	High	High	High	High	High	High
Critical Temperature	Low	Low	P/C	P/C	Low	Low	P/C	P/C
PEC Error	High	Low	High	High	High	High	High	High
Parity Error	High	Low	High	High	High	High	High	High

## 6.10 Function Interrupt - PWR\_GOOD and GSI\_n Output Signals (cont'd)

Table 30 — PMIC Response for Clear Command by Host - 2

	Event Occurred; All Mask Bits = '1'		Clear Command; Event Not Present; All Mask Bits = '1'		Event Occurred; All Mask Bits = '1'		Clear Command; Event Not Present; All Mask Bits = '1'	
	R2F [1:0] = '01'		R2F [1:0] = '01'		R2F [1:0] = '10'		R2F [1:0] = '10'	
Event	PWR_GO OD Output	GSI_n Output	PWR_GO OD Output	GSI_n Output	PWR_GO OD Output	GSI_n Output	PWR_GO OD Output	GSI_n Output
VIN_Bulk Over Voltage	Low	Low	Low	High	Low	High	Low	High
SWA Output Power Good	High	Low	High	High	High	High	High	High
SWB Output Power Good	High	Low	High	High	High	High	High	High
SWC Output Power Good	High	Low	High	High	High	High	High	High
1.8 V LDO Power Good	High	Low	High	High	High	High	High	High
1.0 V LDO Power Good	High	Low	High	High	High	High	High	High
SWA Output Over Voltage	Low	Low	Low	High	Low	High	Low	High
SWB Output Over Voltage	Low	Low	Low	High	Low	High	Low	High
SWC Output Over Voltage	Low	Low	Low	High	Low	High	Low	High
SWA Output Under Voltage	Low	Low	Low	High	Low	High	Low	High
SWB Output Under Voltage	Low	Low	Low	High	Low	High	Low	High
SWC Output Under Voltage	Low	Low	Low	High	Low	High	Low	High
VIN_Bulk Input Under Voltage	Low	Low	N/A	N/A	N/A	N/A	N/A	N/A
SWA Output Current Limit	High	Low	High	High	High	High	High	High
SWB Output Current Limit	High	Low	High	High	High	High	High	High
SWC Output Current Limit	High	Low	High	High	High	High	High	High
SWA Output High Current/Power	High	Low	High	High	High	High	High	High
SWB Output High Current/Power	High	Low	High	High	High	High	High	High
SWC Output High Current/Power	High	Low	High	High	High	High	High	High
High Temperature Warning	High	Low	High	High	High	High	High	High
Critical Temperature	Low	Low	P/C	P/C	Low	Low	P/C	P/C
PEC Error	High	Low	High	High	High	High	High	High
Parity Error	High	Low	High	High	High	High	High	High

Note that when host masks any of the event in appropriate register, it only masks the assertion of GSI\_n output signal or assertion of PWR\_GOOD output signal. The PMIC functional behavior remains the same as noted for each event other than assertion of GSI\_n output signal and assertion of PWR\_GOOD output signal.

The PMIC assumes that there is no fuse protection on VIN\_Bulk input rail on the DDR5 DIMM module to prevent short circuit type event.

### 6.10.1 Input Over Voltage Protection

An input over voltage protection mechanism is implemented to limit the voltages to the PMIC. The PMIC actively monitors the input voltage VIN\_Bulk rail.

There is one possibility where PMIC recognizes the input over voltage event.

1. VIN\_Bulk input goes above the threshold set in register Table 115, “Register 0x1B” [7].

When this event occurs for a period longer than tInput\_OV\_GSI\_A Assertion time then PMIC sets the register Table 96, “Register 0x08” [0] accordingly and drives GSI\_n output signal as shown in Table 28 at the same time. Note that at this point, the PMIC does not assert PWR\_GOOD output signal. The PMIC allows access to all registers and PMIC continues to operate as normal. The host is responsible for taking any specific action.

### 6.10.1 Input Over Voltage Protection (cont'd)

The host may clear the VIN\_Bulk input over voltage status register by writing ‘1’ to register Table 104, “Register 0x10” [0] appropriately or by writing ‘1’ to global status clear register Table 108, “Register 0x14” [0]. If the input over voltage condition is still present then PMIC will continue to assert GSI\_n output signal and the status register Table 96, “Register 0x08” [0] will remain at ‘1’.

In programmable mode (i.e., Table 135, “Register 0x2F” [2] = ‘1’), if VIN\_Bulk input supply over voltage condition persists greater than tInput\_OV\_VR\_Disable time then PMIC internally generates VR Disable command and disables all of its switching output regulators and asserts PWR\_GOOD signal. The PMIC keeps its VOUT\_1.8V and VOUT\_1.0V LDO output regulators active. The PMIC allows access to all registers. The host is responsible for taking any specific action. The host may query the PMIC register space to determine the cause of the PWR\_GOOD signal assertion and GSI\_n signal assertion. Once host determines the cause, the host must first clear the VIN\_Bulk input over voltage status register as well as any other relevant status registers individually or by writing ‘1’ to global status clear register Table 108, “Register 0x14” [0] which triggers the GSI\_n signal to be de-asserted. If the input over voltage condition is still present then PMIC will continue to assert GSI\_n output signal and the status register Table 96, “Register 0x08” [0] will remain at ‘1’. Once the status register is cleared and GSI\_n output signal is de-asserted, the host may re-enable the PMIC’s output switching regulator by issuing VR Enable command. The PMIC enables output switching regulators and ensures PWR\_GOOD signal is floated when all of its output regulators are normal and input over voltage condition is no longer present.

In secure mode (i.e., Table 135, “Register 0x2F” [2] = ‘0’), if VIN\_Bulk input supply over voltage condition persists greater than tInput\_OV\_VR\_Disable time then PMIC internally generates VR Disable command and disables all of its switching output regulators and asserts PWR\_GOOD signal. The PMIC keeps its VOUT\_1.8V and VOUT\_1.0V LDO output regulators active. The PMIC allows access to all registers. The host is responsible for taking the action of power cycling the PMIC.

### 6.10.2 Output Power Good Status

The PMIC provides the voltage tolerance information to host that its output regulator may have crossed the desired dc+ac voltage tolerance from its nominal programmed setting. The nominal programmed setting for output regulator SWA, SWB and SWC is programmed in register Table 121, “Register 0x21” [7:1], Table 125, “Register 0x25” [7:1], and Table 127, “Register 0x27” [7:1] respectively. The PMIC offers the PWR\_GOOD condition to be set independently for low side and high side.

In addition, PMIC has two LDO regulators: VOUT\_1.8V and VOUT\_1.0V

There are four possibilities where PMIC recognizes the output power good event for any output regulator.

1. Output voltage goes below the threshold set in register Table 121, “Register 0x21” [0] for SWA or Table 125, “Register 0x25” [0] for SWB, or Table 127, “Register 0x27” [0] for SWC.
2. Output voltage goes above the threshold set in register Table 122, “Register 0x22” [7:6] for SWA or Table 126, “Register 0x26” [7:6] for SWB, or Table 128, “Register 0x28” [7:6] for SWC.
3. LDO output VOUT\_1.8V goes below the threshold set in register Table 114, “Register 0x1A” [2].
4. LDO output VOUT\_1.0V goes below the threshold set in register Table 114, “Register 0x1A” [0].

When either event occurs for a period longer than Output\_PWR\_GOOD\_GSI\_A Assertion time then PMIC sets the register Table 96, “Register 0x08” [5:3:2] or Table 97, “Register 0x09” [5] or Table 139, “Register 0x33” [2] appropriately and drives PWR\_GOOD and GSI\_n output signal as shown in Table 28 at the same time. The PMIC may continue to operate but DDR5 DIMM functionality may not be guaranteed. The PMIC allows access to all registers. The host is responsible for taking any specific action. The host may query the PMIC register space to determine and identify the cause of the PWR\_GOOD signal assertion and GSI\_n signal assertion. Once host determines the cause, the host may clear the appropriate status register individually or by writing ‘1’ to global status clear register Table 108, “Register 0x14” [0] which triggers the GSI\_n signal to be de-asserted and PWR\_GOOD signal to be asserted.

### 6.10.2 Output Power Good Status (cont'd)

If the output power not good condition is still present then PMIC will continue to assert GSI\_n output signal and assert PWR\_GOOD signal and the appropriate status register Table 96, “Register 0x08” [5,3:2], or Table 97, “Register 0x09” [5] or Table 139, “Register 0x33” [2] will remain at ‘1’. If the output power not good condition persists, the host may set the appropriate mask register to remove GSI\_n or PWR\_GOOD output signal as shown in Table 29 and Table 30.

### 6.10.3 Output Over Voltage Protection

An output over voltage protection mechanism is implemented to limit the voltages on the PMIC output regulators. The PMIC actively monitors the output voltage on each enabled regulators.

There are three possibilities where PMIC recognizes the over voltage event.

1. SWA output regulator goes above the threshold set in register Table 122, “Register 0x22,” [5:4].
2. SWB output regulator goes above the threshold set in register Table 126, “Register 0x26” [5:4].
3. SWC output regulator goes above the threshold set in register Table 128, “Register 0x28” [5:4].

In programmable mode (i.e., Table 135, “Register 0x2F” [2] = ‘1’), if any output over voltage condition persists greater than tOutput\_OV\_VR\_Disable time then PMIC internally generates VR Disable command and disables all of its switching output regulators, sets register Table 98, “Register 0xA” [7,5:4] appropriately, asserts PWR\_GOOD and asserts GSI\_n output signal. The PMIC keeps its VOUT\_1.8V and VOUT\_1.0V LDO output regulators active. The PMIC allows access to all registers. The host is responsible for taking any specific action. The host may query the PMIC register space to determine the cause of the PWR\_GOOD signal assertion and GSI\_n signal assertion. Once host determines the cause, the host must first clear the appropriate output over voltage status register as well as any other relevant status registers individually or by writing ‘1’ to global status clear register Table 108, “Register 0x14” [0] which triggers the GSI\_n signal to be de-asserted. Once the status register is cleared and GSI\_n output signal is de-asserted, the host may re-enable the PMIC’s output switching regulator by issuing VR Enable command. The PMIC enables output switching regulators and ensures PWR\_GOOD signal is floated when all of its output regulators are normal.

In secure mode (i.e., Table 135, “Register 0x2F” [2] = ‘0’), if any output over voltage condition persists greater than tOutput\_OV\_VR\_Disable time then PMIC internally generates VR Disable command and disables all of its switching output regulators, sets register Table 98, “Register 0xA” [7,5:4] appropriately, asserts PWR\_GOOD and asserts GSI\_n output signal. The PMIC keeps its VOUT\_1.8V and VOUT\_1.0V LDO output regulators active. The PMIC allows access to all registers. The host is responsible for taking the action of power cycling the PMIC.

### 6.10.4 Output Under Voltage and VIN\_Bulk Under Voltage Lockout Protection

An output under voltage lockout protection mechanism is implemented to limit the voltages on the PMIC output regulators. The PMIC actively monitors the output voltage on each enabled regulators.

There are four possibilities where PMIC recognizes the under voltage lockout event.

1. SWA output regulator goes below the threshold set in register Table 122, “Register 0x22” [3:2].
2. SWB output regulator goes below the threshold set in register Table 126, “Register 0x26” [3:2].
3. SWC output regulator goes below the threshold set in register Table 128, “Register 0x28” [3:2].
4. VIN\_Bulk input voltage goes below vendor specific voltage.

In programmable mode (i.e., Table 135, “Register 0x2F” [2] = ‘1’), if any output under voltage condition or VIN\_Bulk input voltage condition as listed above persists greater than tOutput\_UV\_VR\_Disable time then PMIC internally generates VR Disable command and disables all of its switching output regulators, sets register Table 99, “Register 0xB” [3,1:0], Table 139, “Register 0x33” [3] appropriately, asserts PWR\_GOOD and asserts GSI\_n output signal. The PMIC keeps its VOUT\_1.8V and VOUT\_1.0V LDO output regulators active. The PMIC allows access to all registers.

#### 6.10.4 Output Under Voltage and VIN\_Bulk Under Voltage Lockout Protection (cont'd)

The host is responsible for taking any specific action. The host may query the PMIC register space to determine the cause of the PWR\_GOOD signal assertion and GSI\_n signal assertion. Once host determines the cause, the host must first clear the appropriate output under voltage status register as well as any other relevant status registers individually or by writing ‘1’ to global status clear register Table 108, “Register 0x14” [0] which triggers the GSI\_n signal to be de-asserted. Once the status register is cleared and GSI\_n output signal is de-asserted, the host may re-enable the PMIC’s output switching regulator by issuing VR Enable command assuming valid VIN\_Bulk input voltage. The PMIC enables output switching regulators and floats PWR\_GOOD signal High when all of its output regulators are normal.

In secure mode (i.e., Table 135, “Register 0x2F” [2] = ‘0’), if any output under voltage condition or VIN\_Bulk input voltage condition as listed above persists greater than tOutput\_UV\_VR\_Disable time then PMIC internally generates VR Disable command and disables all of its switching output regulators, sets register Table 99, “Register 0x0B” [3:2:0], Table 139, “Register 0x33” [3] appropriately, asserts PWR\_GOOD and asserts GSI\_n output signal. The PMIC keeps its VOUT\_1.8V and VOUT\_1.0V LDO output regulators active. The PMIC allows access to all registers. The host is responsible for taking the action of power cycling the PMIC.

#### 6.10.5 Output Current Limiter Warning Event

The PMIC has output current limiter mechanism to limit the current on the PMIC output voltage regulators.

There are three possibilities where PMIC recognizes the current limiter event.

1. SWA output regulator current goes above the threshold set in register Table 120, “Register 0x20” [7:6].
2. SWB output regulator current goes above the threshold set in register Table 120, “Register 0x20” [3:2].
3. SWC output regulator current goes above the threshold set in register Table 120, “Register 0x20” [1:0].

When either event occurs for a period longer than tOutput\_Current\_Limiter time then PMIC sets the register Table 99, “Register 0x0B” [7,5:4] appropriately, drives GSI\_n output signal as shown in Table 28 at the same time. The PMIC continues to operate as normal. The PMIC allows access to all registers. The host is responsible for taking any specific action. The host may query the PMIC register space to determine the cause of the GSI\_n signal assertion. Once host determine the cause, the host may clear the appropriate output current limiter status register as well as any other status registers individually or by writing ‘1’ to global status clear register in Table 108, “Register 0x14” [0] which triggers the GSI\_n signal to be de-asserted. If the output current limiter condition is still present then PMIC will continue to assert GSI\_n output signal and the appropriate status register in Table 99, “Register 0x0B” [7,5:4] will remain at ‘1’. If the output current limiter condition persists, the host may set the appropriate mask register to remove the GSI\_n output signal as shown in Table 29 and Table 30.

### 6.10.6 Output High Current Consumption Warning Event

The PMIC supports high output current consumption warning mechanism for each of its regulator output. If enabled, the PMIC actively monitors the average output current of the regulator.

There are three possibilities where PMIC recognizes the high output current consumption.

1. SWA output regulator average current goes above the threshold set in register Table 116, “Register 0x1C” [7:2].
2. SWB output regulator average current goes above the threshold set in register Table 118, “Register 0x1E” [7:2].
3. SWC output regulator average current goes above the threshold set in register Table 119, “Register 0x1F” [7:2].

When either event occurs then PMIC sets the register Table 97, “Register 0x09” [3,1:0] appropriately, drives GSI\_n output signal as shown in Table 28 at the same time. The PMIC continues to operate as normal. The PMIC allows access to all registers. The host is responsible for taking any specific action. The host may query the PMIC register space to determine the cause of the GSI\_n signal assertion. Once host determines the cause, the host may clear the appropriate output current consumption warning status register as well as any other status registers individually or by writing ‘1’ to global status clear register in Table 108, “Register 0x14” [0] which triggers the GSI\_n signal to be de-asserted. If the output current consumption warning condition is still present then PMIC will continue to assert GSI\_n output signal and the appropriate status register in Table 97, “Register 0x09” [3,1:0] will remain at ‘1’. If the output current consumption warning condition persists, the host may set the appropriate mask register to remove GSI\_n output signal as shown in Table 29 and Table 30.

### 6.10.7 PMIC High Temperature Warning and Critical Temperature Protection

The PMIC provides a high temperature warning mechanism as well as critical temperature shutdown. There are two registers associated with PMIC temperature: The high temperature warning threshold register Table 115, “Register 0x1B” [2:0] and shutdown temperature threshold register Table 134, “Register 0x2E” [2:0]. The value programmed in the shutdown temperature register must be equal or greater than value programmed in a warning threshold register.

There is one possibility where PMIC recognizes the high temperature event.

1. The PMIC temperature goes above the threshold set in register Table 115, “Register 0x1B” [2:0].

When the above event occurs for a period longer than tHigh\_Temp\_Warning time, the PMIC sets the register Table 97, “Register 0x09” [7] and drives GSI\_n output signal as shown in Table 28 at the same time. The PMIC continues to operate as normal. The PMIC allows access to all registers. The host is responsible for taking any specific action. The host may query the PMIC register space to determine the cause of the GSI\_n signal assertion. Once host determines the cause, the host may clear the temperature warning status register as well as any other status registers individually or by writing ‘1’ to global status clear register in Table 108, “Register 0x14” [0] which triggers the GSI\_n signal to be de-asserted. If the high temperature warning condition is still present then PMIC will continue to assert GSI\_n output signal and the appropriate status register in Table 97, “Register 0x09” [7] will remain at ‘1’. If the high temperature warning condition persists, the host may set the appropriate mask register to remove GSI\_n output signal as shown in Table 29 and Table 30.

If the PMIC temperature goes above the threshold set in register Table 134, “Register 0x2E” [2:0] for a period longer than tShut\_Down\_Temp time, the PMIC internally generates VR Disable command and disables all of its switching output regulators, sets the code in register Table 93, “Register 0x05” [2:0], updates Table 96, “Register 0x08” [6], drives GSI\_n and PWR\_GOOD output signal as shown in Table 28 at the same time. The PMIC keeps its VOUT\_1.8V LDO and VOUT\_1.0V LDO output regulator active. The PMIC allows access to all registers. The host is responsible for taking any specific action. The host is expected to monitor the temperature status registers. When the temperature drops below the threshold, the host must re-start the PMIC by going through the power cycle of the VIN\_Bulk input supply.

### 6.10.8 Packet Error Code (PEC) and Parity Error Event

In I3C mode, PEC function and parity function can be enabled. If enabled, when PMIC detects either PEC error or parity error, the PMIC sets the register Table 98, “Register 0x0A” [3:2] appropriately, drives GSI\_n output signal as shown in Table 28 and it continues to operate as normal and allows access to all registers. See clauses 6.17.5 to 6.17.9 for additional details. The host is responsible for taking any specific action. The host may query the PMIC register space to determine the cause of the GSI\_n signal assertion. Once host determines the cause, the host may clear the status register individually or by writing ‘1’ to global status clear register in Table 108, “Register 0x14” [0] which triggers the GSI\_n signal to be de-asserted.

In I2C mode, for supported CCC, the PMIC supports parity function. When PMIC detects parity error, the PMIC sets the register Table 98, “Register 0x0A” [2], drives GSI\_n output signal as shown in Table 28 and it continues to operate as normal and allows access to all registers. See Clauses 6.17.6 to 6.17.9 for additional details. The host is responsible for taking any specific action. The host may query the PMIC register space to determine the cause of the GSI\_n signal assertion. Once host determines the cause, the host may clear the status register individually or by writing ‘1’ to global status clear register in Table 108, “Register 0x14” [0] which triggers the GSI\_n signal to be de-asserted.

## 6.11 Analog to Digital Converter (ADC)

The PMIC supports analog to digital converter (ADC) to monitor input supply voltages (VIN\_Bulk) as well as output voltage regulator voltage (SWA, SWB, SWC, VOUT\_1.8V and VOUT\_1.0V). The register Table 136, “Register 0x30” [7:3] allows to enable the ADC and select the input supply voltage or desired output supply voltage. The register Table 137, “Register 0x31” [7:0] provides the actual voltage measurement. The accuracy of the voltage measurement is as following:

- Switch Output Voltage Regulator SWA, SWB (Output Voltage Range: 1050 mV to 1160 mV):  $\pm 1$  LSB
- Switch Output Voltage Regulator SWA, SWB (Output Voltage Range outside of 1050 mV to 1160 mV):  $\pm 3$  LSB
- Switch Output Voltage Regulator SWD (Output Voltage Range: 1750 mV to 1850 mV):  $\pm 1$  LSB
- Switch Output Voltage Regulator SWD (Output Voltage Range outside of 1750 mV to 1850 mV):  $\pm 3$  LSB
- VOUT\_1.8V, VOUT\_1.0V Output Voltage:  $\pm 3$  LSB
- VIN\_Bulk Input Voltage:  $\pm 6$  LSB

If register Table 114, “Register 0x1A” [1] = ‘1’, the accuracy of total power reported in register Table 100, “Register 0x0C” =  $\pm 12$  LSB.

The PMIC also monitors output voltage regulator current or power (SWA, SWB and SWC) and updates registers Table 100, “Register 0x0C” [7:0] for SWA, Table 102, “Register 0x0E” [5:0] for SWB and Table 103, “Register 0x0F” [5:0] for SWC. The register Table 115, “Register 0x1B” [6] allows host to select whether PMIC should report current measurements or power measurements. The current or power measurement reported in these registers are an average measurement over time period defined in register Table 136, “Register 0x30” [1:0]. If Table 115, “Register 0x1B” [6] = ‘1’, the register Table 114, “Register 0x1A” [1] allows host to select whether PMIC should report individual rail power or total power in Table 100, “Register 0x0C” [7:0]. The register update frequency of this register is configured in Table 136, “Register 0x30” [1:0]. The internal sampling rate of the PMIC is vendor specific. The accuracy of the current ( $> 0.5$  A) or corresponding power measurement is  $\pm 3$  LSB or  $\pm 6$  LSB respectively. The accuracy of the current measurement ( $< 0.5$  A) is  $\pm 4$  LSB or corresponding power measurement is  $\pm 7$  LSB, respectively.

## 6.12 PMIC Address ID (PID)

The DDR5 PMIC has PID input pin which allows to assign up to three different unique ID for I2C and I3C Basic protocol.

At first power on, when VIN\_Bulk input is applied, the PMIC automatically determines its ID. The PMIC offers three different ID as shown in Table 31.

**Table 31 — PMIC ID**

PID Pin Connection on DIMM Board	PMIC ID	Comment
short to GND	PID = 1001	PMIC can be configured
Floating	PID = 1000	
short to 1.8	PID = 1100	Connected to PMIC's VOUT_1.8V Rail

## 6.13 Error Injection

The DDR5 PMIC offers error injection function for the purpose of debug, test and validation at various stages.

Error Injection Function Usage prior to VR Enable (either via VR\_EN pin or I2C/I3C Bus):

- Prior to VR Enable command, the Error injection function may be invoked by setting error injection enable bit Table 141, “Register 0x35” [7] = ‘1’ during the configuration state. If any of either VIN\_Bulk UV/OV or SWx OV/UV or Critical Temp Shutdown error is injected prior to VR Enable command, the PMIC shall not execute power on sequence and shall not enable PMIC output regulators when PMIC receives VR Enable command. The PMIC shall not update error log registers (Table 92, “Register 0x04” to Table 94, “Register 0x06”). The PMIC shall update appropriate status registers accordingly. The PMIC shall enter in secure mode if Table 135, “Register 0x2F” [2] = ‘0’ and programmable mode if Table 135, “Register 0x2F” [2] = ‘1’.

Error Injection Function Usage after VR Enable (either via VR\_EN pin or I2C/I3C Bus):

After PMIC output regulators are enabled with VR Enable command and PMIC is in programmable mode, the error injection function may be invoked by setting error injection enable bit Table 141, “Register 0x35” [7] = ‘1’. If any of either VIN\_Bulk UV/OV or SWx OV/UV or Critical Temp Shutdown error is injected the PMIC shall execute Power Off Sequence to disable PMIC output regulators and shall update the error log registers (Table 92, “Register 0x04” to Table 94, “Register 0x06”) as well as status registers accordingly. Note that if any of the output rails are not enabled through power on sequence configuration registers, the error injection on that output rails does not apply.

- After PMIC output regulators are enabled with VR Enable command and PMIC is in secure mode, the error injection enabling Table 141, “Register 0x35” [7] = ‘1’ is disallowed. The PMIC shall ignore any attempts to inject any error and shall not execute Power Off Sequence to disable PMIC output regulators and shall not update any error log or status registers.

To exit the error injection function, the host shall power cycle VIN\_Bulk input supply.

## 6.14 I<sup>2</sup>C and I3C Basic Operation

At power on, by default, the PMIC device comes up in I2C mode of operation. Following applies in I2C mode:

- The max operation speed is limited to 1 MHz
- In-band interrupts are not supported
- Bus reset is supported.
- Parity check is not supported except for supported CCCs.
- Packet Error check is not supported.

## 6.14 I<sup>2</sup>C and I3C Basic Operation (cont'd)

The PMIC device shall operate in the I<sup>2</sup>C mode until put into I3C Basic mode via command.

The host may put the PMIC device in I3C Basic mode by issuing SETAASA CCC.

Following applies in I3C Basic mode.

1. The max operation speed is up to 12.5 MHz
2. In-band interrupts are supported
3. Bus reset is supported.
4. Parity check is always enabled by default.
5. Packet error check is supported and by default is disabled.

## 6.15 Device Interface - Protocol

### 6.15.1 Management Bus

The PMIC supports two different protocol on its management bus.

- I<sup>2</sup>C Target Protocol - Speed Up to 1 MHz
- I3C Basic Target Protocol - Speed Up to 12.5 MHz

The PMIC's 7-bit target address [7:1] is composed of 4-bit device address [7:4] and 3-bit HID address [3:1].

The PMIC's 4-bit device address [7:4] is:

- If PID pin is tied to GND on PCB: '1001'
- If PID pin is tied to 1.8 V on PCB: '1100'
- If PID pin floating on PCB: '1000'

The PMIC's 3-bit HID address [3:1] is per Table 140, "Register 0x34" [3:1].

### 6.15.2 Switch from I<sup>2</sup>C mode to I3C Basic Mode

By default when PMIC first powers on, it operates in I<sup>2</sup>C mode. The PMIC shall operate in I<sup>2</sup>C mode until put into I3C Basic mode via command.

In I<sup>2</sup>C mode, the host is allowed to issue only 3 CCCs (DEVCTRL, SETHID, SETAASA). All other CCC are not supported and the PMIC device simply ignores it. The host must issue DEVCTRL or SETHID CCC first (if required) followed by SETAASA CCC.

The host puts the PMIC in I3C Basic mode by issuing SETAASA CCC. See also clause 6.17.10.4.

When SETHID CCC is registered by the PMIC, it updates Table 140, "Register 0x34" [3:1].

When SETAASA CCC is registered by the PMIC, it updates Table 138, "Register 0x32" [6] to '1'.

### 6.15.3 Switch from I3C Basic Mode to I<sup>2</sup>C mode

The host can put the PMIC back in I<sup>2</sup>C mode from I3C Basic mode at any time by issuing RSTDAA CCC.

When RSTDAA CCC is registered by the PMIC, it updates Table 138, "Register 0x32" [6] to '0'. See also clause 6.17.10.3.

## 6.16 I<sup>2</sup>C Target Protocol

The PMIC device operate on a standard I<sup>2</sup>C serial interface. Transactions where the PMIC device is the targeted target device begin with the Host issuing a START condition followed by a 7-bit PMIC device address then a read or write bit, RW. All data are transmitted with the most significant bit MSB first. During the address followed by R/W bit transmission, the PMIC device typically replies with an ACK unless there are exceptional conditions when it may passively assert a NACK.

The PMIC device host region registers that are write protected in secure mode of operation, the PMIC ACKs the host request but the PMIC does not execute the operation internally.

Similarly, regardless of secure mode or programmable mode of operation, without the correct password, all DIMM vendor region and vendor specific region registers are write protected and PMIC ACKs the host request but the PMIC does not execute the operation internally.

The PMIC device accepts 1 byte of address which covers 256 bytes of registers. The PMIC device register space does not require page selection process as all registers are within first 256 bytes.

### 6.16.1 Write Operation Data Packet

The PMIC supports Byte Write operation as shown in Table 32. For Byte Write, only data byte is transferred followed by Stop operation.

Table 32 — Write Command Data Packet

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop				
S or Sr <sup>1</sup>	1	X	0	X	HID			W=0	A					
	Address [7:0]													
	Data													
	Data													
	...													
	Data													
										A/Sr or P				
NOTE 1 In I <sup>2</sup> C mode, Start or Repeat Start operation followed by 7'h7E with W=0 is only allowed for the purpose of issuing CCCs that are allowed in I <sup>2</sup> C mode. Any other operation including another Repeat Start is considered an illegal operation.														

### 6.16.2 Read Operation Data Packet

The PMIC supports Byte Read or Block Read operation as shown in Table 34. For Byte Read, only data byte is transferred followed by Stop operation.

### 6.16.2 Read Operation Data Packet (cont'd)

Table 33 — Read Command Data Packet

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N	Stop
S or Sr <sup>1</sup>	1	X	0	X	HID			W=0	A	
	Address [7:0]								A	
Sr	1	X	0	X	HID			R=1	A <sup>2</sup>	
	Data								A	
	Data								A	
	...								A	
	Data								N3	Sr or P

NOTE 1 In I<sup>2</sup>C mode, Start or Repeat Start operation followed by 7'h7E with W=0 is only allowed for the purpose of issuing CCCs that are allowed in I<sup>2</sup>C mode. Any other operation including another Repeat Start is considered an illegal operation.

NOTE 2 If the PMIC NACKs during Repeat Start for any reason, the host may re-try Repeat Start again. The host can do the Repeat Start as many times it may desire. The PMIC may eventually ACK.

NOTE 3 When PMIC device reaches last byte within the region (either Host region or DIMM vendor region), it will continue to return data but returned data will be 0x00 if there is no valid password for DIMM vendor region or Vendor specific region. Once the address counter reaches R255, it will reset to address R00 and it will continue to return the data. Only Host can perform STOP operation.

### 6.16.3 Default Read Address Pointer Mode

During normal operation of the DDR5 DIMM, the host periodically polls critical information from the PMIC. The host may poll all the status registers or current or power measurement registers or the temperature register or any combination of these different types of registers. To help improve the efficiency of the I<sup>2</sup>C bus protocol, the PMIC offers a default read pointer address mode so that whenever PMIC sees the STOP operation on SCL and SDA bus, its read address pointer is always set to default address. The default read pointer address mode is enabled through register Table 145, “Register 0x3A” [6] and default starting address for read operation is selectable through register Table 145, “Register 0x3A” [5:4]. This allows host to reduce the read command data packet as shown in Table 34 from Table 33. The default read address pointer reduces the packet overhead by 2 bytes. The host typically enables this mode at last after VR Enable command when the normal operation begins of the DDR5 DIMM.

Table 34 — Read Command Data Packet with Default Address Pointer Mode

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N	Stop
S or Sr	1	X	0	X	HID			R=1	A	
	Data								A	
	Data								A	
	...								A	
	Data								N <sup>1</sup>	Sr or P

NOTE 1 When PMIC device reaches last byte within the region (either Host region or DIMM vendor region), it will continue to return data but returned data will be 0x00 if there is no valid password for DIMM vendor region or Vendor specific region. Once the address counter reaches R255, it will reset to address R00 and it will continue to return the data. Only Host can perform STOP operation.

## 6.17 I3C Basic Target Protocol

### 6.17.1 Write Operation Data Packet

The PMIC device operate on a standard I3C Basic serial interface. Transactions where the PMIC device is the targeted target device begin with the I3C Basic Host issuing a START condition followed by a 7-bit PMIC device address then a read or write bit, RW. All data are transmitted with the most significant bit MSB first. During the address followed by R/W bit transmission, the PMIC device typically replies with an ACK unless there are exceptional conditions when it may passively assert a NACK. See Table 35, “Write Command Data Packet; PEC Disabled.”. The “T” bit carries Parity information from the host for each byte.

The PMIC device host region registers that are write protected in secure mode of operation, the PMIC does not execute the operation internally.

Similarly, regardless of secure mode or programmable mode of operation, without the correct password, all DIMM vendor region and vendor specific region registers are write protected and PMIC does not execute the operation internally.

The Packet Error Code (PEC) function is disabled by default when the PMIC device is put in I3C Basic mode. The host may optionally enable this function through Table 140, “Register 0x34” [7] or DEVCTRL CCC. If enabled, the PEC is appended at the end of all transactions. If PEC is enabled, the host must complete the burst length as indicated in CMD field. In other words, the host must not interrupt the burst length pre-maturely for Write operation.

**Table 35 — Write Command Data Packet; PEC Disabled**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S or Sr	1	X	0	X		HID		W=0	A <sup>1,2,3</sup>	
	Address [7:0]								T	
		Data							T	
			...						T	
				Data					T	Sr <sup>4</sup> or P

NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Address bit 7).

NOTE 2 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.

NOTE 3 The PMIC device does not check for parity error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP or next Repeat Start operation.

NOTE 4 Repeat Start or Repeat Start with 7'h7E.

### 6.17.1 Write Operation Data Packet (cont'd)

Table 36 — Write Command Data Packet; PEC Enabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S or Sr	1	X	0	X	HID			W=0	A <sup>1,2,3</sup>	T
	Address [7:0]								T	
	CMD		W=0	0	0	0	0	0	T	
	Data								T	
	...								T	
	Data								T	
	PEC								T	Sr <sup>4</sup> or P

NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Address bit 7).

NOTE 2 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.

NOTE 3 The PMIC device does not check for parity or PEC error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP or next Repeat Start operation.

NOTE 4 Repeat Start or Repeat Start with 7'h7E.

The host may optionally allow PMIC device to request IBI. For this case, the transactions to the PMIC device begin with the I3C Basic host issuing a START condition followed by 7'h7E and then write bit. If PMIC device has a pending IBI, it transmits its 7-bit device select code followed by R=1. If PMIC device has no pending IBI, there is no action taken by PMIC. The Table 37 and Table 38 shows the I3C Basic bus write command data packet with optional IBI header for PEC disabled and PEC enabled case, respectively. Note that in Table 38, PEC calculation does not include IBI header byte (7'h7E followed by W=0).

Table 37 — Write Command Data Packet with IBI Header; PEC Disabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop			
S	1	1	1	1	1	1	0	W=0	A <sup>1,2</sup>	T			
Sr	1	X	0	X	HID			W=0	A <sup>2,3,4</sup>				
	Address [7:0]								T				
	Data								T				
	...								T				
	Data								T	Sr <sup>5</sup> or P			

NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Repeat Start).

NOTE 2 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.

NOTE 3 See Figure 37 to see how the transition occurs from Host Push Pull Operation to Target Open Drain (ACK) and Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Address bit 7).

NOTE 4 The PMIC device does not check for parity error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP or next Repeat Start operation.

NOTE 5 Repeat Start or Repeat Start with 7'h7E.

### 6.17.1 Write Operation Data Packet (cont'd)

Table 38 — Write Command Data Packet with IBI Header; PEC Enabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S	1	1	1	1	1	1	0	W=0	A <sup>1,2</sup>	
Sr	1	X	0	X	HID			W=0	A <sup>2,3,4</sup>	
	Address [7:0]									T
	CMD		W=0	0	0	0	0		T	
	Data									T
	...									T
	Data									T
	PEC									T
										Sr <sup>5</sup> or P
NOTE 1	See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Repeat Start).									
NOTE 2	The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.									
NOTE 3	See Figure 37 to see how the transition occurs from Host Push Pull Operation to Target Open Drain (ACK) and Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Address bit 7).									
NOTE 4	The PMIC device does not check for parity or PEC error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP or next Repeat Start operation.									
NOTE 5	Repeat Start or Repeat Start with 7'h7E.									

### 6.17.2 Read Operation Data Packet

The PMIC device operate on a standard I3C Basic serial interface. Transactions where the PMIC device is the targeted target device begin with the I3C Basic Host issuing a START condition followed by a 7-bit PMIC device address then a read or write bit, RW. All data are transmitted with the most significant bit MSB first. During the address followed by R/W bit transmission, the PMIC device typically replies with an ACK unless there are exceptional conditions when it may passively assert a NACK. See Table 35. The “T” bit carries Parity information from the host for each byte prior to Repeat START. After Repeat START, “T” bit carries information from PMIC device to Host indicating Continuous ('1') or Stop ('0') whether it is transmitting the last byte or not.

The Packet Error Code (PEC) function is disabled by default when PMIC device is put in I3C Basic mode. The host may optionally enable this function through Table 140, “Register 0x34” [7] or DEVCTRL CCC. If enabled, the PEC is appended as shown in Table . If PEC is enabled, the host must complete the burst length as indicated in CMD field. In other words, the host must not interrupt the burst length pre-maturely for Read operation.

### 6.17.2 Read Operation Data Packet (cont'd)

Table 39 — Read Command Data Packet; PEC Disabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S or Sr	1	X	0	X		HID		W=0	A <sup>1,2,3</sup>	
					Address [7:0]				T	
Sr	1	X	0	X		HID		R=1	A/N <sup>4,5</sup>	
					Data				T=1	
					...				T=1	
					Data				T=1 <sup>6,7</sup>	Sr <sup>8</sup> or P
NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Address bit 7).										
NOTE 2 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.										
NOTE 3 The PMIC device does not check for parity error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP or next Repeat Start operation.										
NOTE 4 If PMIC device NACKs during Repeat Start for any reason, the host may re-try Repeat Start again. The host can do the Repeat Start as many times it may desire. If PMIC device NACKs due to parity error, it will always NACK regardless of how many times the host tries Repeat Start. If there were no parity errors, the device may eventually ACK.										
NOTE 5 See Figure 37 to see how the transition occurs from Host Push Pull Operation to Target Open Drain (ACK).										
NOTE 6 See Figure 38 to see how Host ends target device operation.										
NOTE 7 When PMIC device reaches last byte within the region (either Host region or DIMM Vendor region), it will continue to return data but returned data will be 0x00 if there is no valid password for DIMM Vendor region or Vendor Specific region. Once the address counter reaches R255, it will reset to address R00 and it will continue to return the data. Only host can perform the STOP operation.										
NOTE 8 Repeat Start or Repeat Start with 7'h7E.										

### 6.17.2 Read Operation Data Packet (cont'd)

Table 40 — Read Command Data Packet; PEC Enabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop			
S or Sr	1	X	0	X	HID			W=0	A <sup>1,2,3</sup>				
	Address [7:0]								T				
	CMD		R=1	0	0	0	0		T				
	PEC								T				
Sr	1	X	0	X	HID			R=1	A/N <sup>4,5</sup>				
	Data								T=1				
	...								T=1				
	Data								T=1				
	PEC								T=0 <sup>6</sup>	Sr <sup>7</sup> or P			

NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Address bit 7).

NOTE 2 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.

NOTE 3 The PMIC device does not check for parity or PEC error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP or next Repeat Start operation.

NOTE 4 If PMIC device NACKs during Repeat Start for any reason, the host may re-try Repeat Start again. The host can do the Repeat Start as many times it may desire. If PMIC device NACKs due to PEC error or parity error, it will always NACK regardless of how many times the Host tries Repeat Start. If there were no parity or PEC errors, the device may eventually ACK. The PEC calculation by the PMIC device only includes device select code of the ACK response of the Repeat Start operation. In other words, if there are more than one Repeat Start operation, the PMIC device includes device select of only the last Repeat Start from the host when it ACKs in PEC calculation and all other NACK responses of the device select code of the Repeat Start are not included in PEC calculation.

NOTE 5 See Figure 37 to see how the transition occurs from Host Push Pull Operation to Target Open Drain (ACK).

NOTE 6 See Figure 39 to see how Host ends target device operation followed by Host STOP operation.

NOTE 7 Repeat Start or Repeat Start with 7'h7E.

The host may optionally allow PMIC device to request IBI. For this case, the transactions to the PMIC device begin with the I3C Basic host issuing a START condition followed by 7'h7E and then write bit. If PMIC device has a pending IBI, it transmits its 7-bit device select code followed by R=1. If PMIC device has no pending IBI, there is no action taken by PMIC. Table 41 and Table 42 show the I3C Basic bus read command data packet with optional IBI header for PEC disabled and PEC enabled case respectively. Note that in Table 42, PEC calculation (from Host to PMIC) does not include IBI header byte (7'h7E followed by W=0).

### 6.17.2 Read Operation Data Packet (cont'd)

**Table 41 — Read Command Data Packet with IBI Header; PEC Disabled**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop			
S	1	1	1	1	1	1	0	W=0	A <sup>1,2</sup>				
Sr	1	X	0	X	HID			W=0	A <sup>2,3,4</sup>				
	Address [7:0]									T			
Sr	1	X	0	X	HID			R=1	A/N <sup>5,6</sup>				
	Data									T=1			
	...									T=1			
	Data									T=1 <sup>7,8</sup>			
										Sr <sup>9</sup> or P			
NOTE 1	See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Repeat Start).												
NOTE 2	The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.												
NOTE 3	See Figure 37 to see how the transition occurs from Host Push Pull Operation to Target Open Drain (ACK) and Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Address bit 7).												
NOTE 4	The PMIC device does not check for parity or PEC error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP or next Repeat Start operation.												
NOTE 5	See Figure 37 to see how the transition occurs from Host Push Pull Operation to Target Open Drain (ACK).												
NOTE 6	If PMIC device NACKs during Repeat Start for any reason, the host may re-try Repeat Start again. The host can do the Repeat Start as many times it may desire. If PMIC device NACKs due to parity error, it will always NACK regardless of how many times the host tries Repeat Start. If there were no parity errors, the device may eventually ACK.												
NOTE 7	See Figure 38 to see how Host ends target device operation.												
NOTE 8	When PMIC device reaches last byte within the region (either Host region or DIMM Vendor region), it will continue to return data but returned data will be 0x00 if there is no valid password for DIMM Vendor region or Vendor Specific region. Once the address counter reaches R255, it will reset to address R00 and it will continue to return the data. Only host can perform the STOP operation.												
NOTE 9	Repeat Start or Repeat Start with 7'h7E.												

### 6.17.2 Read Operation Data Packet (cont'd)

Table 42 — Read Command Data Packet with IBI Header; PEC Enabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop			
S	1	1	1	1	1	1	0	W=0	A <sup>1,2</sup>				
Sr	1	X	0	X	HID			W=0	A <sup>2,3,4</sup>				
Address [7:0]													
CMD R=1 0 0 0 0													
PEC													
Sr	1	X	0	X	HID			R=1	A/N <sup>5,6</sup>				
Data													
...													
Data													
PEC													
T=1													
T=1													
T=1													
T=0 <sup>7</sup> Sr <sup>8</sup> or P													

NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Repeat Start).

NOTE 2 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.

NOTE 3 The PMIC device does not check for parity or PEC error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP or next Repeat Start operation.

NOTE 4 See Figure 37 to see how the transition occurs from Host Push Pull Operation to Target Open Drain (ACK) and Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Address bit 7).

NOTE 5 See Figure 37 to see how the transition occurs from Host Push Pull Operation to Target Open Drain (ACK).

NOTE 6 If PMIC device NACKs during Repeat Start for any reason, the host may re-try Repeat Start again. The host can do the Repeat Start as many times it may desire. If PMIC device NACKs due to PEC error or parity error, it will always NACK regardless of how many times the Host tries Repeat Start. If there were no parity or PEC errors, the device may eventually ACK. The PEC calculation by the PMIC device only includes device select code of the ACK response of the Repeat Start operation. In other words, if there are more than one Repeat Start operation, the PMIC device includes device select of only the last Repeat Start from the host when it ACKs in PEC calculation and all other NACK responses of the device select code of the Repeat Start are not included in PEC calculation.

NOTE 7 See Figure 39 to see how Host ends target device operation followed by Host STOP operation.

NOTE 8 Repeat Start or Repeat Start with 7'h7E.

### 6.17.3 Default Read Address Pointer Mode

This mode works same exact way as explained in clause 6.16.3. Table 43 and Table 44 show the read command data packet for PEC function disabled and enabled respectively. When PEC function is enabled, Table 145, “Register 0x3A” [3:2] sets the number of bytes that PMIC sends out followed by the PEC calculation. If PEC is enabled, the host must complete the burst length as indicated in Table 145, “Register 0x3A” [3:2] register. In other words, the host must not interrupt the burst length pre-maturely for Default Address Pointer Read operation.

### 6.17.3 Default Read Address Pointer Mode (cont'd)

Table 43 — Read Command Data Packet with Address Pointer Mode; PEC Disabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop			
S or Sr	1	X	0	X	HID			R=1	A/N <sup>1</sup>				
	Data								T=1				
	...								T=1				
	Data								T=1 <sup>2,3</sup>	Sr <sup>4</sup> or P			

NOTE 1 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.

NOTE 2 See Figure 38 to see how Host ends target device operation.

NOTE 3 When device reaches last byte within the region (either Host region or DIMM Vendor region), it will continue to return data but returned data will be 0x00 if there is no valid password for DIMM Vendor region or Vendor Specific region. Once the address counter reaches R255, it will reset to address R00 and it will continue to return the data. Only host can perform the STOP operation.

NOTE 4 Repeat Start or Repeat Start with 7'h7E.

Table 44 — Read Command Data Packet with Address Pointer Mode; PEC Enabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop			
S or Sr	1	X	0	X	HID			R=1	A/N <sup>1</sup>				
	Data								T=1				
	...								T=1				
	Data								T=1				
	PEC								T=0 <sup>2</sup>	Sr <sup>3</sup> or P			

NOTE 1 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.

NOTE 2 See Figure 39 to see how Host ends target device operation followed by Host STOP operation.

NOTE 3 Repeat Start or Repeat Start with 7'h7E.

Table 45 — Read CMD Data Packet with Address Pointer Mode and IBI Header; PEC Disabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop			
S	1	1	1	1	1	1	0	W=0	A <sup>1,2</sup>				
Sr	1	X	0	X	HID			R=1	A/N <sup>2,3</sup>				
	Data								T=1				
	...								T=1				
	Data								T=1 <sup>4,5</sup>	Sr <sup>6</sup> or P			

NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Repeat Start).

NOTE 2 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.

NOTE 3 See Figure 37 to see how the transition occurs from Host Push Pull Operation to Target Open Drain (ACK).

NOTE 4 See Figure 38 to see how Host ends target device operation.

NOTE 5 When device reaches last byte within the region (either Host region or DIMM Vendor region), it will continue to return data but returned data will be 0x00 if there is no valid password for DIMM Vendor region or Vendor Specific region. Once the address counter reaches R255, it will reset to address R00 and it will continue to return the data. Only host can perform the STOP operation.

NOTE 6 Repeat Start or Repeat Start with 7'h7E.

### 6.17.3 Default Read Address Pointer Mode (cont'd)

Table 46 — Read Command Data Packet with Default Address Pointer Mode; PEC Enabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop			
S	1	1	1	1	1	1	0	W=0	A <sup>1,2</sup>				
Sr	1	X	0	X	HID			R=1	A/N <sup>2,3</sup>				
	Data								T=1				
	...								T=1				
	Data								T=1				
	PEC								T=0 <sup>4</sup>	Sr <sup>5</sup> or P			

NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Repeat Start).  
 NOTE 2 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.  
 NOTE 3 See Figure 37 to see how the transition occurs from Host Push Pull Operation to Target Open Drain (ACK).  
 NOTE 4 See Figure 39 to see how Host ends target device operation followed by Host STOP operation.  
 NOTE 5 Repeat Start or Repeat Start with 7'h7E.




Figure 35 — Target Open Drain (ACK) to Controller Push Pull Hand Off Operation

### 6.17.3 Default Read Address Pointer Mode (cont'd)




Figure 36 — Controller Open Drain (ACK) to Target Push Pull Hand Off Operation

### 6.17.3 Default Read Address Pointer Mode (cont'd)




Figure 37 — Controller Push Pull to Target Open Drain Hand Off Operation

### 6.17.3 Default Read Address Pointer Mode (cont'd)




Figure 38 — T=1; Controller Ends Read with Repeated START and STOP Waveform

### 6.17.3 Default Read Address Pointer Mode (cont'd)




Figure 39 — T=0; Target Ends Read; Controller Generates STOP

### 6.17.4 In Band Interrupt (IBI)

In I<sup>2</sup>C mode, in band interrupt function is not supported. Only I3C Basic mode supports in band interrupt function.

The PMIC device supports a feature to enable or disable the event interrupts.

- Interrupt Enable in register Table 140, “Register 0x34” [6] - When Table 140, “Register 0x34” [6] = ‘1’, the device sends the interrupt at next available opportunity when any of the register bits in Table 96, “Register 0x08” [6:5,3:2,0], Table 97, “Register 0x09” [7,5,3,1:0], Table 98, “Register 0x0A” [7,5:2], Table 99, “Register 0x0B” [7,5:3,1:0], and Table 139, “Register 0x33” [2] is set to ‘1’. The device also sets Table 98, “Register 0x0A” [1] = ‘1’ and updates Pending Interrupt Bits [3:0] = ‘0001’ for GETSTATUS CCC.
- When Table 1, “PMIC Pin Description” [6] = ‘0’, the device does not send the interrupt regardless of the register bits status in Table 96, “Register 0x08” [6:5,3:2,0], Table 97, “Register 0x09” [7,5,3,1:0], Table 98, “Register 0x0A” [7,5:2], Table 99, “Register 0x0B” [7,5:3,1:0] and Table 139, “Register 0x33” [2]. However, the device does set Table 98, “Register 0x0A” [1] = ‘1’ and updates Pending Interrupt Bits [3:0] = ‘0001’ for GETSTATUS CCC.

### 6.17.4.1 Mechanics of In Band Interrupt Generation

Event interrupts may be generated by the local device if IBI is enabled. When there is a pending interrupt (i.e., Table 98, “Register 0x0A” [1] = ‘1’) and Table 140, “Register 0x34” [6] = ‘1’, the PMIC will request an interrupt after detecting a START condition by transmitting its 7-bit binary address (LID bits of followed by HID bits) followed by R/W bit = ‘1’ on the SDA bus serially (synchronized by SCL falling transitions).

If the PMIC detects no START condition but if the I3C Basic bus (SDA and SCL) has been inactive (no edges seen) for  $t_{AVAL}$  period, then PMIC may assert SDA low  $t_{IBI\_ISSUE}$  time to request an interrupt. When the PMIC device requests an interrupt, the Host toggles the SCL. The PMIC transmits its 7-bit binary address; ‘1001’ (LID) followed by ‘111’ (HID) followed by R/W bit = ‘1’.

When the PMIC requests an interrupt, the host may take one of the two actions below

- The Host sends ACK on 9<sup>th</sup> bit to accept the interrupt request. At this point, if the PMIC confirms that it has won the arbitration, the PMIC transmits the IBI payload as shown in Table 47 and Table 48 for PEC disabled and PEC enabled configuration respectively. See Figure 40. Figure 40 just shows only first two data bits of the first payload byte (MDB Byte) to illustrate the timing. The interrupt payload contains MDB followed by PMIC error register contents Table 96, “Register 0x08” to Table 99, “Register 0x0B” and Table 139, “Register 0x33” in order. The host then issues the STOP command. Note the timing waveform in Figure 40. The host then accepts the IBI payload if it sends an ACK on 9<sup>th</sup> bit to accept the interrupt request. The host can interrupt the IBI payload at T bit. If host stops the IBI payload at T bit in the middle of payload, the PMIC Hub device retains the IBI Status flag Table 98, “Register 0x0A” [1] and Pending Interrupt Bits [3:0] internally and waits for the next opportunity to request an interrupt. If the PMIC device successfully transmits the entire IBI payload, it then clears the IBI Status flag Table 98, “Register 0x0A” [1] = ‘0’ and Pending Interrupt Bits [3:0] = ‘0000’ on its own and does not request for an IBI again unless there is an another different event occurs; for another same event, the device does not request for an IBI.
- The Host sends NACK on the 9<sup>th</sup> bit as shown in Figure 41 followed by a STOP command. In this case, the PMIC does not transmit the IBI payload and waits for the next opportunity to request an interrupt. At this point, though Host sent an NACK, it does have a knowledge of which device sent the IBI request. The PMIC retains the IBI Status flag Table 98, “Register 0x0A” [1] = ‘1’ and Pending Interrupt Bits [3:0] = ‘0001’.

Table 47 — IBI Payload Packet; PEC is Disabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/T	Stop			
S	1	X	0	X	HID			R=1	A <sup>1</sup>				
MDB = 0x00									T=1				
R08 [7:0]									T=1				
R09 [7:0]									T=1				
R0A [7:0]									T=1				
R0B [7:0]									T=1				
R33 [7:0]									T=0 <sup>2</sup>	P			

NOTE 1 See Figure 36 to see how the transition occurs from Controller Open Drain (ACK) to Target Push Pull operation (1st bit of MDB Byte bit [7])

NOTE 2 See Figure 39 to see how Host ends target device operation followed by Host STOP operation.

#### 6.17.4.1 Mechanics of In Band Interrupt Generation (cont'd)

Table 48 — IBI Payload Packet; PEC is Enabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/T	Stop											
S	1	X	0	X	HID			R=1	A <sup>1</sup>												
	MDB = 0x00								T=1												
	R08 [7:0]								T=1												
	R09 [7:0]								T=1												
	R0A [7:0]								T=1												
	R0B [7:0]								T=1												
	R33 [7:0]								T=1												
	PEC								T=0 <sup>2</sup>	P											
NOTE 1 See Figure 36 to see how the transition occurs from Controller Open Drain (ACK) to Target Push Pull operation (1st bit of MDB Byte bit [7])																					
NOTE 2 See Figure 39 to see how Host ends target device operation followed by Host STOP operation.																					




Figure 40 — PMIC Request Interrupt; Host Ack Followed by PMIC IBI Payload




Figure 41 — PMIC Requests Interrupt; Host NACK Followed by STOP

### 6.17.4.2 Interrupt Arbitration

As there are multiple devices I3C bus, multiple device may request an interrupt when the Host I3C Basic bus is inactive for  $t_{AVAL}$  period. Arbitration process is required.

For DDR5 DIMM application environment, there could be up to total of 13 difference devices including the PMIC on I3C Basic bus.

On a typical DDR5 DIMM application environment, all devices have the same 3-bit HID code. Hence the arbitration is always won by the lowest 4-bit LID code. For example, if one local target device has LID code of ‘0010’ and other device (PMIC) has a LID code of ‘1001’, through the arbitration process, the LID code of ‘0010’ wins. The other device (PMIC) with a LID code of ‘1001’ must release the bus and wait for next opportunity to request an interrupt. Table 49 shows the arbitration priority based on the LID code for all devices. The Green color cells in Table 49 are the likely devices that will be on a standard DDR5 RDIMM or DDR5 LRDIMM. The olive-colored cells in Table 49 do not apply.

**Table 49 — Interrupt Arbitration - Among All Devices**

Device	LID Code	HID Code = ‘111’	Arbitration Priority
N/A	0000	N/A	N/A
RFU	0001	111	1
TS0	0010	111	2
RFU	0011	111	3
RFU	0100	111	4
RFU	0101	111	5
TS1	0110	111	6
RFU	0111	111	7
PMIC1	1000	111	8
PMIC0	1001	111	9
SPD Hub	1010	N/A	N/A
RCD	1011	111	10
PMIC2	1100	111	11
RFU	1101	111	12
RFU	1110	111	13
N/A	1111	N/A	N/A

In an uncommon but possible scenario would be that at the exact same time as when the Hub or local target devices (i.e., PMIC) are requesting an interrupt, the host is starting an operation to the hub or local target devices (i.e., PMIC). When this happens, Host also gets involved in the arbitration process along with the Hub or the local target devices (PMIC). During the arbitration phase, there will be always only one winning device and it could be either Hub or the local target device (i.e., PMIC) or the Host.

If the host wins during the arbitration phase, it continues with normal operation. The losing Hub or local target device (i.e., PMIC) waits for next opportunity to send an interrupt.

#### 6.17.4.2 Interrupt Arbitration (cont'd)

If the host loses during the arbitration phase, it must let go of the bus. When Host loses during the arbitration, the host must let the Hub or local target device (i.e., PMIC) finish sending their 4-bit LID code followed by 3-bit HID code followed by R/W = '1'. At this point, during the 9<sup>th</sup> bit, the host has two options to take the action as noted below:

- Host sends an ACK to accept the interrupt and hence accepts the IBI payload from the winning Hub or local target device (i.e., PMIC). After the IBI payload, the host issues STOP operation.
- Host sends an NACK followed by STOP operation.

In a rare but still possible scenario would be that at the exact same time as when the PMIC is requesting an interrupt, the host is starting an operation to the same PMIC. When this happens, neither Host nor the PMIC knows it is a winner until the 8<sup>th</sup> bit and Host always wins. This is because, the PMIC sends R=1 (8<sup>th</sup> bit) during the interrupt. The host sets W=0 (8<sup>th</sup> bit) during the operation. As a result, the host wins and the PMIC must let go of the bus and wait for the next opportunity to send an interrupt.

An extremely rare but still possible scenario would be that at the same exact time as when PMIC device is requesting an interrupt, the host is requesting a read operation with the default read address pointer mode to the PMIC device. When this happens, there is no winning device. This is the only time there is no winning device. This is because, the PMIC device sends R=1 (8<sup>th</sup> bit) during the interrupt and Host also sends R=1 for read request with default read address pointer mode. As a result, there is no winner because Host is waiting for PMIC to ACK and PMIC is waiting for Host to ACK. In this case, neither Host nor PMIC will ACK. Since there is no ACK (i.e., NACK) by either device, the Host must time out and repeat the read request with Repeat Start. When Host repeats the read request with Repeat Start, the PMIC does not send an interrupt because of Repeat Start.

#### 6.17.4.3 Clearing IBI Status and Device Status Registers

The PMIC device provides the IBI status in Table 98, "Register 0x0A" [1] by setting it to '1'. The PMIC device clears the IBI status register Table 98, "Register 0x0A" [1] to '0' automatically when it sends a complete IBI (including payload and without interruption) and it also clears Pending Interrupt Bits [3:0] to '0000'. Once IBI status register is cleared, the PMIC does not request for an IBI again unless an another event occurs.

The device status registers (Table 96, "Register 0x08" [6:5,3:2,0], Table 97, "Register 0x09" [7,5,3,1:0], Table 98, "Register 0x0A" [7,5:2], Table 99, "Register 0x0B" [7,5:3,1:0], and Table 139, "Register 0x33" [2] are latched and remains set even after PMIC device sends IBI payload and clears the IBI status register Table 98, "Register 0x0A" [1] to '0'. The host must explicitly clear the status register through Clear command by writing '1' for appropriate status or by issuing a Global clear command.

After host issues clear command, if the condition is no longer present the device clears the appropriate status register, clears the IBI status register Table 98, "Register 0x0A" [1] to '0' and Pending Interrupt Bits [3:0] to '0000' even if the device has not sent the IBI. After host issues clear command, if the condition is still present, the device will again set the appropriate status register, sets the IBI status register to Table 98, "Register 0x0A" [1] '1' and Pending Interrupt Bits [3:0] to '0001' even if the device has already sent the IBI and entire IBI payload.

#### 6.17.5 Packet Error Check Function

In I<sup>2</sup>C mode, packet error checking is not supported. Only I3C Basic mode supports packet error checking.

The PMIC device implement an 8-bit Packet Error Code (PEC) which is appended at the end of all transactions if PECs is enabled.through DEVCTRL CCC or by directly writing '1' to Table 140, "Register 0x34" [7]. The PEC is a CRC-8 value calculated on all the messages bytes except for START, REPEAT START, STOP conditions or T-bits, ACK, NACK and IBI header (7'h7E followed by W=0) bits.

### 6.17.5 Packet Error Check Function (cont'd)

The polynomial for CRC-8 calculations is:

- $C(X) = X^8 + X^2 + X^1 + 1$

The seed value for PEC function is all zeros.

When Host calculates PEC for PMIC device, it includes LID and HID bits followed by R/W bit.

### 6.17.6 Parity Error Check Function

In I<sup>2</sup>C mode, parity error checking is not supported except for supported CCCs. Only I3C Basic mode supports parity error checking.

By default, when PMIC device is put in I3C mode, parity function is automatically enabled. The host can disable the function after it is enabled. Host can also disable the parity function with DEVCTRL CCC or by directly writing ‘1’ to Table 140, “Register 0x34” [5]. When parity function is disabled, the PMIC simply ignores the “T” bit information from the Host. The host may actually choose to compute the parity and send that information during “T” bit or simply drive static low or high in “T” bit.

The PMIC device implements ODD parity. If an odd number of bits in the byte are ‘1’, the parity bit value is ‘0’. If even number of bits in the byte are ‘1’, the parity bit value is ‘1’. The host computes the parity and sends during “T” bit.

### 6.17.7 Packet Error Check and Parity Error Handling

There are two types of error checking done by the PMIC device. Parity error checking and Packet Error checking. By default, the parity error checking is always enabled and packet error checking is disabled. The host may enable the packet error checking at any time. The parity error is calculated for each byte. The host sends parity error information in “T” bit.

I3C basic defines TE0, TE1, TE2, TE3, TE4, TE5, TE6 error detection for target devices. Only TE1 and TE2 error detection is supported by the PMIC for parity checking. All other errors are not supported and not applicable.

#### 6.17.7.1 Write Command Data Packet Error Handling - PEC Disabled

The PMIC device checks for the parity error for each byte in a packet except for the device select code byte that it receives from the host as shown in Table 50.

### 6.17.7.1 Write Command Data Packet Error Handling - PEC Disabled (cont'd)

Table 50 — Write Command Data Packet; PEC Disabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S or Sr	1	X	0	X		HID		W=0	A <sup>1,2,3</sup>	
	Address [7:0]								T	
		Data							T	
		...							T	
		Data							T	Sr <sup>4</sup> or P

NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Address bit 7).  
 NOTE 2 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.  
 NOTE 3 The PMIC device does not check for parity error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP or next Repeat Start operation.  
 NOTE 4 Repeat Start or Repeat Start with 7'h7E.

Write Command - if no parity error:

- The PMIC device executes the command.

Write Command - if parity error:

- The PMIC device discards the byte in the packet that had parity error.
- The PMIC device discards all sub-sequent bytes in that packet until STOP operation. The PMIC device may or may not check the parity for all sub-sequent bytes in that packet.
- Note that as the packet contains more than one byte, if first byte had no parity error but the second byte had a parity error, the PMIC device may or may not execute the first byte operation but second byte and all subsequent bytes operations are discarded.
- The PMIC device sets the register Table 98, “Register 0x0A” [2:1] to ‘11’; P\_Err in GETSTATUS CCC to ‘1’; updates Pending Interrupts Bits [3:0] to ‘0001’; asserts GSI\_n pin if enabled and waits for the next opportunity to send in band interrupt if IBI is enabled.

### 6.17.7.2 Read Command Data Packet Error Handling - PEC Disabled

The PMIC device checks for parity error for each byte in a packet except for the device select code byte that it receives from the host prior to Repeat Start as shown in Table 51.

The PMIC device does not compute the parity when it sends the data to the Host. The Host does not check for parity error for the bytes that PMIC device sends. The PMIC device sends Continuous ('1') or Stop ('0') information during "T" bit when PMIC device is sending the read data.

### 6.17.7.2 Read Command Data Packet Error Handling - PEC Disabled (cont'd)

**Table 51 — Read Command Data Packet; PEC Disabled**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop			
S or Sr	1	X	0	X	HID			W=0	A <sup>1,2,3</sup>				
	Address [7:0]								T				
Sr	1	X	0	X	HID			R=1	A/N <sup>4,5</sup>				
	Data								T=1				
	...								T=1				
	Data								T=1 <sup>6,7</sup>	Sr <sup>8</sup> or P			

NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Address bit 7).

NOTE 2 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.

NOTE 3 The PMIC device does not check for parity error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP or next Repeat Start operation.

NOTE 4 If PMIC device NACKs during Repeat Start for any reason, the host may re-try Repeat Start again. The host can do the Repeat Start as many times it may desire. If PMIC device NACKs due to parity error, it will always NACK regardless of how many times the host tries Repeat Start. If there were no parity errors, the device may eventually ACK.

NOTE 5 See Figure 37 to see how the transition occurs from Host Push Pull Operation to Target Open Drain (ACK).

NOTE 6 See Figure 38 to see how Host ends target device operation.

NOTE 7 When PMIC device reaches last byte within the region (either Host region or DIMM Vendor region), it will continue to return data but returned data will be 0x00 if there is no valid password for DIMM Vendor region or Vendor Specific region. Once the address counter reaches R255, it will reset to address R00 and it will continue to return the data. Only host can perform the STOP operation.

NOTE 8 Repeat Start or Repeat Start with 7'h7E.

Read Command - If no parity error:

- The PMIC sends ACK back to the host when Host performs Start Repeat operation.
- The PMIC device executes the command and sends the data as shown in Table 51.

Read Command - If parity error:

- The PMIC device discards the one byte in the packet that had a parity error.
- The PMIC sends NACK back to the host when Host performs a Start Repeat operation. This is shown in the **RED colored** cell in Table 51 above. The NACK represents either a parity error in one byte that it receives from the host or that PMIC is not able to start the read operation. The host may re-try Repeat Start again. The host may do the Repeat Start as many times as it may desire. If the PMIC device NACKs due to parity error, it will always NACK regardless of how many times the host tries Repeat Start.
- The PMIC does not send the data shown in Table 51 and instead expects Host to perform STOP operation.
- The PMIC device sets Table 98, “Register 0x0A” [2:1] to ‘11’; P\_Err in GETSTATUS CCC to ‘1’; updates Pending Interrupt Bits [3:0] in GETSTATUS CCC to ‘0001’; asserts GSI\_n pin if enabled and waits for the next opportunity to send an in band interrupt if IBI is enabled.

### 6.17.7.3 Write Command Data Packet Error Handling - PEC Enabled

The PMIC device checks for the parity error for each byte in a packet except for the device select code byte that it receives from the host as shown in Table 52. Further, the PMIC device checks for the packet error for the entire packet (from Start condition until last byte of Data) that it receives from the host as shown in Table 52.

### 6.17.7.3 Write Command Data Packet Error Handling - PEC Enabled (cont'd)

Table 52 — Write Command Data Packet; PEC Enabled

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop									
S or Sr	1	X	0	X		HID		W=0	A1,2,3										
	Address [7:0]									T									
	CMD		W=0	0	0	0	0		T										
	Data									T									
	...									T									
	Data									T									
	PEC									T									
										Sr <sup>4</sup> or P									
NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Address bit 7).																			
NOTE 2 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.																			
NOTE 3 The PMIC device does not check for parity or PEC error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP or next Repeat Start operation.																			
NOTE 4 Repeat Start or Repeat Start with 7'h7E.																			

Write Command - if no parity error:

- The PMIC device waits for the entire packet. If no error in packet, the PMIC device executes the command. If there is an error in the packet, the PMIC device discards the entire packet and does not execute that packet and waits for STOP, sets the Register Table 98, “Register 0x0A” [3,1] to ‘11’; PEC\_Err in GETSTATUS CCC to ‘1’; updates Pending Interrupt Bits [3:0] in GETSTATUS CCC to ‘0001’; asserts GSI\_n pin enabled and waits for the next opportunity to send in band interrupt if IBI is enabled.

Write Command - if parity error:

- The PMIC device discards that byte and the entire packet until STOP operation.
- The PMIC device sets the Table 98, “Register 0x0A” [2:1] to ‘11’; P\_Err in GETSTATUS CCC to ‘1’; updates Pending Interrupt Bits [3:0] in GETSTATUS CCC to ‘0001’; asserts GSI\_n pin if enabled and waits for the next opportunity to send in band interrupt if IBI is enabled.
- The PMIC may or may not check the error for the packet. If the device checks for the packet error, likely it will detect an error in the packet and the device may also set the Table 98, “Register 0x0A” [3] and PEC\_ERR in GETSTATUS CCC as well.

### 6.17.7.4 Read Command Data Packet Error Handling - PEC Enabled

The PMIC device checks for the parity error for each byte in a packet except for the device select code byte that it receives from the host prior to Repeat Start as shown in Table 53.

The PMIC device does not compute the parity when it sends the data to the Host. The Host does not check for parity error for the bytes shown in Table 53. The PMIC device sends Continuous ('1') or Stop ('0') information during "T" bit when PMIC device is sending the read data.

The PMIC device checks for the PEC error for a packet that it receives from the Host from Start condition to Repeat Start condition (from first device select code followed by the address offset and CMD byte).

The PMIC device computes the packet error code for the entire packet starting with Repeat Start (device select code and the data PMIC device transmits back to Host).

#### 6.17.7.4 Read Command Data Packet Error Handling - PEC Enabled (cont'd)

**Table 53 — Read Command Data Packet; PEC Enabled**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop											
S or Sr	1	X	0	X	HID			W=0	A <sup>1,2,3</sup>	T											
	Address [7:0]								T												
	CMD			R=1	0	0	0	0	T												
	PEC								T												
Sr	1	X	0	X	HID			R=1	A/N <sup>4,5</sup>	T=1											
	Data								T=1												
	...								T=1												
	Data								T=1												
	PEC								T=0 <sup>6</sup>	Sr <sup>7</sup> or P											
NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull operation (Address bit 7).																					
NOTE 2 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.																					
NOTE 3 The PMIC device does not check for parity error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP or next Repeat Start operation.																					
NOTE 4 If PMIC device NACKs during Repeat Start for any reason, the host may re-try Repeat Start again. The host can do the Repeat Start as many times it may desire. If PMIC device NACKs due to PEC error or parity error, it will always NACK regardless of how many times the Host tries Repeat Start. If there were no parity or PEC errors, the device may eventually ACK. The PEC calculation by the PMIC device only includes device select code of the ACK response of the Repeat Start operation. In other words, if there are more than one Repeat Start operation, the PMIC device includes device select of only the last Repeat Start from the host when it ACKs in PEC calculation and all other NACK responses of the device select code of the Repeat Start are not included in PEC calculation.																					
NOTE 5 See Figure 37 to see how the transition occurs from Host Push Pull Operation to Target Open Drain (ACK).																					
NOTE 6 See Figure 39 to see how Host ends target device operation followed by Host STOP operation.																					
NOTE 7 Repeat Start or Repeat Start with 7 <sup>h</sup> 7E.																					

Read command - If no parity error and no PEC error:

- The PMIC sends ACK back to the host when Host perform a Start Repeat operation.
- The PMIC device executes the command and sends the data as shown in Table 53.
- The PMIC computes PEC for the bytes (from Start condition to PEC byte prior to Repeat Start) as shown in Table 53.

Read command - if parity or PEC error:

- The PMIC device discards the byte in the packet that had a parity error.
- The PMIC device discards second byte in that packet if a parity error occurred in first byte. The PMIC device may or may not check parity for the second byte in that packet.
- The PMIC device discards the packet if there is a PEC error.
- The PMIC sends NACK back to the host when Host perform Start Repeat operation. This is shown in the **RED colored** cell in Table 53. The NACK represents either PEC error or parity error in one of the two bytes or that PMIC is not able to start the read operation. The host may re-try Repeat Start again. The host may do the Repeat Start as many times as it may desire. The PEC calculation by PMIC device only includes device select code of the ACK responses of the Repeat Start operation.

#### 6.17.7.4 Read Command Data Packet Error Handling - PEC Enabled (cont'd)

In other words, if there are more than one Repeat Start operation, the PMIC device includes the device select code of only the last Repeat Start from the Host when it ACKs in PEC calculation and other NACK responses of the device select codes of the Repeat Start are not included in PEC calculation. If the PMIC device NACKs due to PEC error or parity error in previous bytes from Host, it will always NACK regardless of how many times Host tries Repeat Start.

- The PMIC does not send any data shown in Table 53 and instead expects Host to perform STOP operation.
- The PMIC device sets Table 98, “Register 0x0A” [3:2] accordingly and Table 98, “Register 0x0A” [1] to ‘1’; P\_Err, PEC\_Err in GETSTATUS CCC to ‘1’ accordingly; updates Pending Interrupt Bits [3:0] in GETSTATUS CCC to ‘0001’; asserts GSI\_n pin if enabled and waits for the next opportunity to send an in band interrupt if IBI is enabled.

#### 6.17.8 CCC Packet Error Handling

Parity error and PEC error detected in a CCC packet are handled the same way as described for normal Read/Write operations.

#### 6.17.9 Error Reporting

All error conditions detected by the PMIC devices are captured in Table 96, “Register 0x08” to Table 99, “Register 0x0B” and Table 139, “Register 0x33” registers.

There are four different possible ways error information can be communicated to the host.

1. The host makes the read request to Table 96, “Register 0x08” to Table 99, “Register 0x0B” and Table 139, “Register 0x33” registers.
2. The host starts any transaction with Start condition followed by 7'h7E IBI header.
3. The PMIC device sends in band interrupt if enabled, when its SCL and SDA input has been idle for t<sub>AVAL</sub> time.
4. The PMIC asserts GSI\_n pin if enabled.

#### 6.17.10 I3C Basic Common Command Codes (CCC)

The I3C Basic spec lists large number of Common Command Codes (CCC). Not all CCC are required to be supported. The PMIC device NACKs for all unsupported CCC. The PMIC supports CCC as listed in Table 54.

The host shall not access any device specific registers or issue any CCC after VR Enable command (i.e., Table 138, “Register 0x32” [6] = ‘1’ or VR\_EN pin asserted high) until t<sub>PMIC\_PWR\_GOOD\_OUT</sub> timing parameter is satisfied.

The PMIC device requires STOP operation in between when switching from CCC operation to private device specific Write or Read or Default Read Address Pointer mode operation and vice versa. In other words, any CCC operation must be followed by STOP operation before continuing to any device specific Write or Read or Default Read Address Pointer mode operation. Similarly, any device specific Write or Read or Default Read Address Pointer mode operation must be followed by STOP operation before continuing to any CCC operation. The PMIC device also requires STOP operation between any direct CCC to broadcast CCC.

The PMIC device does allow Repeat Start operation between any direct CCC to any other direct CCC or between any broadcast CCC to any other broadcast CCC or between any private Write or Read or Default Read Address Pointer mode operation to any other private Write or Read or Default Read Address Pointer mode operation.

### 6.17.10 I3C Basic Common Command Codes (CCC) (cont'd)

**Table 54 — PMIC CCC Support Requirement**

CCC	Mode	Code	Description	Note
ENECC	Broadcast	0x00	Enable Event Interrupts	
	Direct	0x80		
DISEC	Broadcast	0x01	Disable Event Interrupts	
	Direct	0x81		
RSTDAA	Broadcast	0x06	Put the device in I <sup>2</sup> C Mode (aka: Reset Dynamic Address Assignment)	
SETAASA	Broadcast	0x29	Put the device in I3C Basic Mode (aka: Set All Addresses to Static Address)	
GETSTATUS	Direct	0x90	Get Device Status	
DEVCAP	Direct	0xE0	Get Device Capability	1
SETHID	Broadcast	0x61	PMIC updates its 3-bit HID Code register	1
DEVCTRL	Broadcast	0x62	Configure SPD Hub and all devices behind Hub	1
NOTE 1 JEDEC specific CCC.				

#### 6.17.10.1 ENEC CCC

The ENEC CCC is only supported after device is put in I3C Basic mode. In I<sup>2</sup>C mode, it is illegal for host to issue this CCC. When ENEC CCC is registered by the PMIC, it updates Table 140, “Register 0x34” [6] = ‘1’ and it takes in effect at the next Start operation (i.e., after STOP operation). Table 55 and Table 57 show an example of a single ENEC CCC. Table 59 shows the encoding definition for ENEC CCC.

If PEC function is enabled, the PEC calculation starts with Start or Repeat Start operation but does not include 7'h7E with W=0 byte in PEC calculation.

**Table 55 — ENEC CCC - Broadcast**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop								
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>									
	0x00 (Broadcast)									T								
	0x00						ENINT	T	Sr <sup>2</sup> or P									
NOTE 1 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.																		
NOTE 2 Repeat Start or Repeat Start with 7'h7E.																		

### 6.17.10.1 ENEC CCC (cont'd)

Table 56 — ENEC CCC - Broadcast with PEC

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop									
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>										
	0x00 (Broadcast)									T									
	0x00									ENINT									
	PEC									T									
	Sr <sup>2</sup> or P																		
NOTE 1 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.																			
NOTE 2 Repeat Start or Repeat Start with 7'h7E.																			

Table 57 — ENEC CCC - Direct

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop									
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>										
	0x80 (Direct)									T									
	DevID[6:0]									W=0									
	0x00									ENINT									
	T									Sr <sup>3</sup> or P									
NOTE 1 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.																			
NOTE 2 The PMIC device does not check for parity error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP operation or next Repeat Start operation.																			
NOTE 3 Repeat Start or Repeat Start with 7'h7E.																			

Table 58 — ENEC CCC - Direct with PEC

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop									
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>										
	0x80 (Direct)									T									
	PEC									T									
	DevID[6:0]									W=0									
	0x00									ENINT									
NOTE 1 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.																			
NOTE 2 The PMIC device does not check for parity or PEC error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP operation or next Repeat Start operation.																			
NOTE 3 Repeat Start or Repeat Start with 7'h7E.																			

### 6.17.10.1 ENEC CCC (cont'd)

Table 59 — ENEC CCC Byte Encoding

Bit	Encoding	Notes
ENINT	0 = No Action 1 = Enable IBI Interrupt	It is illegal for Host to issue ENEC CCC with ENINT bit = '0'

### 6.17.10.2 DISEC CCC

The DISEC CCC is only supported after device is put in I<sup>2</sup>C Basic mode. In I<sup>2</sup>C mode, it is illegal for host to issue this CCC. When DISEC CCC is registered by the PMIC, it updates Table 140, “Register 0x34” [6] = ‘0’ and it takes in effect at the next Start operation (i.e., after STOP operation). Table 60 and Table 62 show an example of a single DISEC CCC. Table 64 shows the encoding definition for DISEC CCC.

In I<sup>2</sup>C mode only, if PEC function is enabled, the PEC calculation starts with Start or Repeat Start operation but does not include 7'h7E with W=0 byte in PEC calculation.

Table 60 — DISEC CCC - Broadcast

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>	
0x01 (Broadcast)									T	
7'h00							DISINT	T	Sr <sup>2</sup> or P	

NOTE 1 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.

NOTE 2 Repeat Start or Repeat Start with 7'h7E.

Table 61 — DISEC CCC - Broadcast with PEC

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>	
0x01 (Broadcast)									T	
7'h00							DISINT	T	Sr <sup>2</sup> or P	
PEC									T	

NOTE 1 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.

NOTE 2 Repeat Start or Repeat Start with 7'h7E.

### 6.17.10.2 DISEC CCC (cont'd)

Table 62 — DISEC CCC - Direct

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>	
	0x81 (Direct)									T
Sr	DevID[6:0]									W=0 A <sup>1,2</sup>
	0x00									DISINT T Sr <sup>3</sup> or P
NOTE 1	The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.									
NOTE 2	The PMIC device does not check for parity error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP operation or next Repeat Start operation.									
NOTE 3	Repeat Start or Repeat Start with 7'h7E.									

Table 63 — DISEC CCC - Direct with PEC

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>	
	0x81 (Direct)									T
	PEC									T
Sr	DevID[6:0]									W=0 A <sup>1,2</sup>
	0x00									DISINT T
	PEC									T Sr <sup>3</sup> or P
NOTE 1	The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.									
NOTE 2	The PMIC device does not check for parity or PEC error in subsequent bytes when it determines 7-bit device select code issued by the host does not match with its own device code. The PMIC device ignores the entire packet until STOP operation or next Repeat Start operation.									
NOTE 3	Repeat Start or Repeat Start with 7'h7E.									

Table 64 — DISEC CCC Byte Encoding

Bit	Encoding	Notes
DISINT	0 = No Action 1 = Disable IBI Interrupt	It is illegal for Host to issue DISEC CCC with DISINT bit = '0'

### 6.17.10.3 RSTDAA CCC

The RSTDAA CCC is only supported after device is put in I<sup>2</sup>C mode. In I<sup>2</sup>C mode, this CCC is ignored (i.e., the RSTDAA command is not executed internally and any bytes arriving after the 0x86 RSTDAA Direct CCC are ignored for all purposes, including parity checking, until the next STOP operation or Repeat START with 7'h7E is received). When RSTDAA CCC is registered by the PMIC, it updates Table 138, “Register 0x32” [6] = ‘0’, it disables PEC and IBI function (Table 140, “Register 0x34” [7:6] = ‘00’) and clears parity function Table 140, “Register 0x34” [5] = ‘0’) and it takes in effect at the next Start operation (i.e., after STOP operation).

Table 65 and Table 66 show an example of a single RSTDAA CCC.

If PEC function is enabled, the PEC calculation starts with Start or Repeat Start operation but does not include 7'h7E with W=0 byte in PEC calculation.

**Table 65 — RSTDAA CCC - Broadcast**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>	
0x06 (Broadcast)									T	P

NOTE 1 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.

**Table 66 — RSTDAA CCC - Broadcast with PEC**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>	
0x06 (Broadcast)									T	
PEC									T	P

NOTE 1 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.

### 6.17.10.4 SETAASA CCC

The SETAASA CCC is only supported when device is in I<sup>2</sup>C mode. In I<sup>2</sup>C mode, when host issues this CCC, to guarantee that this CCC is registered by the device without any parity error the host shall limit the maximum speed of operation for this CCC to 1 MHz. In I<sup>3</sup>C Basic mode, this CCC is ignored (i.e., the SETAASA CCC is not executed internally). When SETAASA CCC is registered by the PMIC, it updates Table 138, “Register 0x32” [6] = ‘1’ and it takes in effect at the next Start operation (i.e., after STOP operation). Table 65 shows an example of a single SETAASA CCC.

SETAASA CCC does not support PEC function as devices is in I<sup>2</sup>C mode and there is no PEC function in I<sup>2</sup>C mode.

**Table 67 — SETAASA CCC - Broadcast**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S or Sr	1	1	1	1	1	1	0	W=0	A	
0x29 (Broadcast)									T	P

### 6.17.10.5 GETSTATUS CCC

The GETSTATUS CCC is supported in I<sup>2</sup>C Basic mode. In I<sup>2</sup>C mode, this CCC is ignored (i.e., it is not executed internally and the Repeat Start byte arriving after the 0x90 GETSTATUS CCC code is not acknowledged and host must do STOP operation). Table 68 to Table 69 show an example of a single GETSTATUS CCC.

In I3C mode only, if PEC function is enabled, the PEC calculation starts with Start or Repeat Start operation but does not include 7'h7E with W=0 byte in PEC calculation.

**Table 68 — GETSTATUS CCC - Direct**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop				
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>					
	0x90 (Direct)									T				
Sr	DevID[6:0]								R=1	A <sup>1</sup>				
	PEC_Err	0	0	0	0	0	0	0	T					
	0	0	P_Err	0	Pending Interrupt				T	Sr <sup>2</sup> or P				
NOTE 1 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.														
NOTE 2 Repeat Start or Repeat Start with 7'h7E.														

**Table 69 — GETSTATUS CCC - Direct with PEC**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop													
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>														
	0x90 (Direct)									T													
	PEC									T													
Sr	DevID[6:0]								R=1	A <sup>1</sup>													
	PEC_Err	0	0	0	0	0	0	0	T														
	0	0	P_Err	0	Pending Interrupt				T														
	PEC									T													
NOTE 1 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.																							
NOTE 2 Repeat Start or Repeat Start with 7'h7E.																							

### 6.17.10.5 GETSTATUS CCC (cont'd)

Table 70 — GETSTATUS CCC Byte Encoding

Bit	Encoding	Notes
PEC_Err	0 = No Error 1 = PEC Error Occurred	This register is cleared when Host issues clear command to Table 106, “Register 0x12” [3]
P_Err	0 = No Error 1 = Protocol Error; Parity Error Occurred	This register is cleared when Host issues clear command to Table 106, “Register 0x12” [2].
Pending Interrupt	0000 = No Pending Interrupt or No New Global Status Event 0001 = Pending Interrupt or New Global Status Event All other encodings are reserved	This register is cleared when Host issues clear command to any appropriate device status register that causes IBI Status register to get cleared.

When the PMIC device responds to GETSTATUS CCC, after it complete the response, the PEC\_Err, P\_Err and Pending Interrupt Bits [3:0] do not automatically get cleared. The host must explicitly clear the appropriate status register through Clear command by writing ‘1’ to appropriate status or by issuing Global Clear command. Once device clears the appropriate status register, only then PEC\_Err, P\_Err and Pending Interrupt Bits [3:0] gets cleared.

After host issues clear command, if the condition is still present, the device will again set the appropriate status register, sets the IBI status register Table 98, “Register 0x0A” [1] to ‘1’ and Pending Interrupt Bits [3:0] to ‘0001’.

### 6.17.10.6 DEVCAP CCC

The DEVCAP CCC is only supported after device is put in I3C Basic mode. In I<sup>2</sup>C mode, it is illegal for host to issue this CCC. Table 71 to Table 72 show an example of a single DEVCAP CCC. Table 73 defines the encoding for DEVCAP CCC.

If PEC function is enabled, the PEC calculation starts with Start or Repeat Start operation but does not include 7'h7E with W=0 byte in PEC calculation.

Table 71 — DEVCAP CCC - Direct

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop									
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>										
	0xE0 (Direct)									T									
Sr	DevID[6:0]							R=1	A <sup>1</sup>										
	MSB (Each bit defines capability)									T									
	LSB (Each bit defines capability)									T									
NOTE 1 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start.										Sr <sup>2</sup> or P									
NOTE 2 Repeat Start or Repeat Start with 7'h7E.																			

### 6.17.10.6 DEVCAP CCC (cont'd)

Table 72 — DEVCAP CCC - Direct with PEC

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop												
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>													
	0xE0 (Direct)									T												
	PEC									T												
Sr	DevID[6:0]				R=1			A <sup>1</sup>														
	MSB (Each bit defines capability)									T												
	LSB (Each bit defines capability)									T												
	PEC									T												
NOTE 1 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start.																						
NOTE 2 Repeat Start or Repeat Start with 7'h7E.																						

Table 73 — DEVCAP CCC Byte Encoding

Bit	Encoding	Notes
MSB [7]	RFU	Coded as '0'
MSB[6]	RFU	Coded as '0'
MSB[5]	RFU	Coded as '0'
MSB[4]	RFU	Coded as '0'
MSB[3]	RFU	Coded as '0'
MSB[2]	0 = No Support for Timer based Reset 1 = Supports Timer based Reset	PMIC hard codes this to '1'.
MSB[1:0]	RFU	Coded as '00'
LSB[7:0]	RFU	Coded as '0x00'

### 6.17.10.7 SETHID CCC

The SETHID CCC is supported only when device is in I<sup>2</sup>C mode. In I<sup>2</sup>C mode, when host issues this CCC to guarantee that this CCC is registered by the device without any error, the host shall limit the maximum speed of operation for this CCC to 1 MHz. In I3C Basic mode, it is illegal for host to issue this CCC. When SETHID CCC is registered by the PMIC, it updates Table 140, "Register 0x34" [3:1] with the HID code received by the PMIC and it takes in effect at the next Start operation (i.e., after STOP operation). Table 74 shows an example of a single SETHID CCC. As the device is in I<sup>2</sup>C mode when SETHID CCC is issued, the PEC function is not supported.

Once PMIC receives SETHID CCC and updates its 3-bit HID code, after the Stop operation, PMIC device only responds to updated 7-bit address. The 4-bit LID code of the PMIC device remains as is.

The Host may issue SETHID CCC more than one time.

### 6.17.10.7 SETHID CCC (cont'd)

Table 74 — SETHID CCC - Broadcast

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S or Sr	1	1	1	1	1	1	0	W=0	A	
									T	
	0000				HID			0	T	P

### 6.17.10.8 DEVCTRL CCC

On a typical I3C bus there can be up to 120 devices. For DDR5 DIMM application environment, there are up to 8 SPD5 Hub devices and behind each SPD5 Hub devices, there are 4 local target devices totaling up to 40 or more devices on I3C Basic bus. For certain operation such as enable or disable functions that are common to all devices (i.e., Packet Error Check), the host must go through one device at a time which takes significant amount of time at initial power up. Further, it requires additional complexity on the host because it must speak different protocol depending on how it may access the device until all devices are configured identically.

To help expedite this configuration operation and to simplify the host complexity, the device supports the DEVCTRL CCC. The DEVCTRL CCC is supported either in I<sup>2</sup>C mode or I3C Basic mode of operation. In I<sup>2</sup>C mode, when host issues this CCC, to guarantee that this CCC is registered by the device without any error, the host shall limit the maximum speed of operation for this CCC to 1 MHz.

If PEC function is enabled, the PEC calculation starts with Start or Repeat Start operation but does not include 7'h7E with W=0 byte in PEC calculation.

The host must pay attention to DEVCTRL CCC. If DEVCTRL CCC is used to access device specific registers (i.e., RegMod = '1'), the host must still follow any device register restriction. For instance, if any device specific register such as IO timing parameter related register require STOP operation for device to take in the effect of the setting, the host must also use STOP operation when using DEVCTRL CCC to access device specific register.

There are additional restrictions that host must pay attention to:

- DEVCTRL CCC must be followed by STOP operation before starting a device specific register access. In other words, host shall avoid DEVCTRL CCC followed by Repeat Start to do a device specific register operation. Note that host is allowed to do multiple DEVCTRL CCC with Repeat Start in between to the same device or across multiple devices.
- DEVCTRL CCC must be followed by STOP operation before starting Default Read Address Pointer Mode even across different devices.

### 6.17.10.8 DEVCTRL CCC (cont'd)

Table 75 — DEVCTRL CCC - Broadcast

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop			
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>				
	0x62 (Broadcast)									T			
	AddrMask[2:0]		StartOffset[1:0]		PEC BL[1:0]		RegMod		T				
	DevID[6:0]							0	T <sup>2</sup>				
	Byte 0 Data Payload								T				
	Byte 1 Data Payload								T				
	Byte 2 Data Payload								T				
	Byte 3 Data Payload								T	Sr <sup>3</sup> or P			
NOTE 1 The PMIC device NACKs if there is a parity error in a previous transaction when host performs consecutive transactions with Repeat Start. NOTE 2 An exception is made for DEVCTRL CCC where device does report a parity error when it determines the 7-bit device select code issued by the host does not match with its own device select code. If 7-bit device select code does not match but if parity is still valid, the device does not check for parity error in subsequent bytes; ignores the entire packet and waits until STOP or next Repeat Start operation. NOTE 3 Repeat Start or Repeat Start with 7'h7E.													

Table 76 — DEVCTRL CCC - Broadcast with PEC

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop				
S or Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>					
	0x62 (Broadcast)									T				
	AddrMask[2:0]		StartOffset[1:0]		PEC BL[1:0]		RegMod		T					
	DevID[6:0]							0	T <sup>2</sup>					
	Byte 0 Data Payload								T					
	Byte 1 Data Payload								T					
	Byte 2 Data Payload								T					
	Byte 3 Data Payload								T					
NOTE 1 The PMIC device NACKs if there is a parity or PEC error in a previous transaction when host performs consecutive transactions with Repeat Start. NOTE 2 An exception is made for DEVCTRL CCC where device does report a parity error when it determines the 7-bit device select code issued by the host does not match with its own device select code. The device does not check for PEC as all subsequent bytes are discarded due to parity error. If 7-bit device select code does not match but if parity is still valid, the device does not check for parity error in subsequent bytes; ignores the entire packet and waits until STOP or next Repeat Start operation. NOTE 3 Repeat Start or Repeat Start with 7'h7E.														

### 6.17.10.8 DEVCTRL CCC (cont'd)

**Table 77 — DEVCTRL CCC Command Definition**

Parameter	Definition
AddrMask[2:0]	<p>Broadcast, Unicast or Multicast Command Selection</p> <p>000 = Unicast Command; PMIC device responds if DevID[6:0] field matches with PMIC device's own 7-bit address (4-bit LID + 3-bit HID)</p> <p>011 = Multicast Command; PMIC device and possible other device responds if DevID[6:3] field matches with PMIC device's own 4-bit LID address</p> <p>111 = Broadcast Command; All devices responds to this command</p> <p>All other encodings are reserved</p>
StartOffset[1:0]	<p>Only applicable if RegMod = '0'</p> <p>Identifies the starting Byte (Byte 0 or Byte 1 or Byte 2 or Byte 3) for DEVCTRL CCC. Host can start at any Byte (from Byte 0 to Byte 3) and has continuous access to next byte until STOP operation.</p> <p>00 = Byte 0 01 = Byte 1 10 = Byte 2 11 = Byte 3</p>
PEC BL[1:0]	<p>Only applicable if RegMod = '0' and PEC function is enabled.</p> <p>Identifies the burst length just for this DEVCTRL CCC. The device uses the setting in this field to know when the PEC byte is expected after the data bytes.</p> <p>00 = 1 Byte 01 = 2 Byte 10 = 3 Byte 11 = 4 Byte</p>
RegMod	<p>Identifies if DEVCTRL is going to be used for General Registers as identified in Byte 0 to Byte 3 or device specific address offset register.</p> <p>0 = Access to General Registers in Byte 0 to Byte 3 (i.e., StartOffset[1:0] = Valid) 1 = Device Specific Offset Address (i.e., StartOffset[1:0] and PECBL[1:0] is a don't care and does not apply). The Host shall NOT use RegMod = '1' with Broadcast Command if there are different types of devices on the I3C Basic bus.</p>
DevID[6:0]	<p>Identifies 7-bit device address. Device responds to DEVCTRL CCC data packet depending on AddrMask[2:0].</p> <p>If AddrMask[2:0] = '111', DevID[6:0] is a don't care and device always responds. If AddrMask[2:0] = '000', DevID[6:0] must match for device to respond If AddrMask[2:0] = '011', DevID[6:3] must match for device to respond. DevID[2:0] is don't care. For any other codes for AddrMask[2:0], the device always NACKs.</p>

### 6.17.10.8 DEVCTRL CCC (cont'd)

Table 78 — DEVCTRL CCC Data Payload Definition

Byte #	Bit #	Function	Definition	Comment
Byte 0	[7]	PEC Enable	0 = Disable 1 = Enable	Table 140, “Register 0x34” [7] is updated
	[6]	Parity Dis-able	0 = Enable 1 = Disable	Table 140, “Register 0x34” [5] is updated
	[5:2]	RFU	RFU	
	[1]	VR Enable	0 = VR Disable 1 = VR Enable	Table 138, “Register 0x32” [7] is updated Only PMIC device responds to this bit. All other device ignores this bit.
	[0]	RFU	RFU	
Byte 1	[7:4]	RFU	RFU	
	[3]	Global and IBI Clear	0 = No Action 1 = Clear All Event and pending IBI <sup>1</sup>	Table 108, “Register 0x14” [0] is updated.
	[2:0]	RFU	RFU	
Byte 2	[7:0]	RFU	RFU	
Byte 3	[7:0]	RFU	RFU	
NOTE 1 After target device clears the event, the device can still have certain registers set to ‘1’ if the event is still present in which case, the device will generate an IBI again at the next opportunity.				

### 6.17.10.8.1 DEVCTRL CCC Examples - RegMod = ‘0’

Table 79 shows an example of DEVCTRL CCC data packet. It assumes that all devices on the bus are already in I3C mode with PEC function disabled and parity function enabled. In this example, the Host uses DEVCTRL CCC as Multicast command. Host sends Multicast command to all devices with 4-bit LID code of ‘1001’ on I3C bus to do VR Enable followed by all devices with 4-bit LID code of ‘0110’ to disable parity function. The host sends AddrMask = ‘011’ to indicate Multicast command with DevID[6:3] match; StartOffset = ‘00’ to indicate starting Byte 0 and RegMod = ‘0’ to indicates general register. Upon receiving this command, all devices with DevID[6:3] that matches to ‘1001’ will do the VR Enable command and DevID[6:3] that matches to ‘0110’ with disable the parity function.

#### 6.17.10.8.1 DEVCTRL CCC Examples - RegMod = '0' (cont'd)

**Table 79 — DEVCTRL CCC Example - Multicast Command to ‘1001’ and ‘0110’ Devices**

Table 80 shows an example of DEVCTRL CCC data packet. It assumes that all devices on the bus are already in I3C Basic mode with PEC function disabled and parity function enabled. In this example, the Host uses DEVCTRL CCC as Broadcast command to enable PEC function. The host sends AddrMask = ‘111’ to indicate Broadcast command; StartOffset = ‘00’ to indicate starting Byte 0 and RegMod = ‘0’ to indicates general register. Upon receiving this command, all devices will enable PEC function.

**Table 80 — DEVCTRL CCC Example - Broadcast Command to All Devices**

Table 81 shows an example of DEVCTRL CCC data packet. It assumes that all devices on the bus are already in I3C Basic mode with PEC function disabled and parity function enabled. In this example, the Host uses DEVCTRL CCC as Unicast command to enable VR on DIMM5. The host sends AddrMask = ‘000’ to indicate Unicast command; StartOffset = ‘00’ to indicate starting Byte 0 and RegMod = ‘0’ to indicates general register. Upon receiving this command, PMIC on DIMM5 will enable its regulator.

### 6.17.10.8.1 DEVCTRL CCC Examples - RegMod = '0' (cont'd)

**Table 81 — DEVCTRL CCC Example - Unicast Command to PMIC on DIMM5**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop				
S	1	1	1	1	1	1	0	W=0	A <sup>1</sup>					
	0x62 (Broadcast)									T				
	000		00		00		0		T					
	1001 101									T				
	0000 0010									T P				
	NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull Operation.													

### 6.17.10.8.2 DEVCTRL CCC Examples - RegMod = '1'

Table 82 shows an example of DEVCTRL CCC data packet for the purpose of configuring device specific address offset register. It assumes that all devices on the bus are already in I3C Basic mode with PEC function enabled and parity function enabled. In this example, the Host sends Multicast command to all devices with 4-bit LID code of '0010' on the I3C Basicbus to write to address offset of 0x1C and 0x1D with data 0xFF and 0x55 respectively followed by all devices with 4-bit LID of '1001' on the I3C Basic bus to write to address offset of 0x15 with data 0x78.

The PEC calculation starts with Start or Repeat Start operation but does not include 7'h7E with W=0 byte in PEC calculation.

**Table 82 — DEVCTRL CCC Example - Multicast Command to '0010' and '1001' Devices**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop				
S	1	1	1	1	1	1	0	W=0	A <sup>1</sup>					
	0x62 (Broadcast)									T				
	011		00		00		1		T					
	0010 000									T				
	0001 1100 (address offset 0x1C)									T				
	0010 0000 (CMD field = 2 bytes of data)									T				
	1111 1111 (data)									T				
	0101 0101 (data)									T				
	PEC									T				
Sr	1	1	1	1	1	1	0	W=0	A <sup>1</sup>					
	0x62 (Broadcast)									T				
	011		00		00		1		T					
	1001 000									T				
	0001 0101 (address offset 0x15)									T				
	0000 0000 (CMD field = 1 byte of data)									T				
	0111 1000 (data)									T				
	PEC									T P				
NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull Operation.														

### 6.17.10.8.2 DEVCTRL CCC Examples - RegMod = '1' (cont'd)

Table 83 shows an example of DEVCTRL CCC data packet for the purpose of configuring device specific address offset register. It assumes that all devices on the bus are already in I3C Basic mode with PEC function disabled and parity function enabled. In this example, the Host sends Multicast command to all devices with 4-bit LID code of '1001' on the I3C bus to write to address offset of 0x13 with data 0xFF and it continues to write data 0x01 to the next address.

**Table 83 — DEVCTRL CCC Example - Multicast Command to '1001' Devices**

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N/T	Stop
S	1	1	1	1	1	1	0	W=0	A <sup>1</sup>	
0x62 (Broadcast)										
	011		00		00		1		T	
	1001 000							0	T	
	0001 0011 (address offset 0x13)								T	
	1111 1111 (data)								T	
	0000 0001 (data)								T	P

NOTE 1 See Figure 35 to see how the transition occurs from Target Open Drain (ACK) to Host Push Pull Operation.

### 6.17.11 IO Operation

At power on, by default, the PMIC device comes up in I2C mode of operation with Open Drain IO for its management interface. The maximum speed is limited to 1 MHz and supported IO voltage levels are from 1.0 V to 3.3 V.

After power on, the host may put the interface of the PMIC device in I3C Basic mode of operation.

In I3C Basic mode, the host may drive the SCL clock input of the PMIC device using either Push-Pull output driver or using the open-drain output driver. It is expected that for all DDR5 DIMM family environment, the host may always drive the SCL clock input using a Push-Pull output driver.

To support in band interrupt, the PMIC device supports dynamic switching between Open Drain mode and Push Pull mode on its SCL and SDA bus for various event. The Table 84 below describes the different mode of operation by the PMIC device for each cycle in I3C Basic mode.

### 6.17.11 IO Operation (cont'd)

**Table 84 — PMIC Device Dynamic IO Operation Mode Switching; I3C Basic Mode**

	SCL, SDA Open Drain Mode	SCL, SDA Push Pull Mode
START + Device Select Code	Yes	No
START + 7'h7E IBI Header Byte	Yes	No
REPEAT START + Device Select Code	No	Yes
REPEAT START + 7'h7E Header Byte	No	Yes
CCC Byte (i.e., after 7'h7E+W=0+ACK)	No	Yes
STOP	No	Yes
ACK/NACK Responses	Yes	No
Command, Block Address, Address Operation	No	Yes
Interrupt Request by Target	Yes	No
IBI Payload	No	Yes
Write Data, T-bit sequence	No	Yes
Read Data, T-bit sequence	No	Yes
PEC, T-bit sequence	No	Yes

### 6.17.12 Bus Clear

The device supports the following described Bus Clear feature in I<sup>2</sup>C mode only. Any attempt by host to perform I<sup>2</sup>C Bus clear on a target device in I3C mode may result in an active drive bus contention on the SDA data line.

There may be abnormal circumstances when the host abruptly stops clocking SCL while the target device is in the middle of outputting data for read operation. For these type of events, the SDA data line may appear as stuck low as the device is expecting to receive more clock pulses from the host. Eventually when the host has control of the SCL clock, the host may optionally clear the device that is stuck low on the SDA data line by sending continuous 18 clock pulses without driving the SDA data line followed by STOP operation. The device floats the SDA line within 18 clock pulses and returns to the Idle state. The device is ready for normal new transaction with Start condition.

### 6.17.13 Bus Reset

To prevent a malfunctioning device from locking up the I<sup>2</sup>C bus or I3C Basic bus, a bus reset mechanism is defined. It uses a timeout mechanism on SCL as shown in Figure 42 to force a device bus reset. All devices on a I<sup>2</sup>C or I3C Basic bus reset simultaneously. Bus reset operation works same way regardless of whether device is operating in I<sup>2</sup>C or I3C Basic mode.

To guarantee the PMIC resets I<sup>2</sup>C bus or I3C Basic bus, the SCL clock input Low time has to be greater than or equal to tTIMEOUT(Max).

The PMIC does not reset I<sup>2</sup>C bus or I3C Basic bus if the SCL clock input Low time is less than tTIMEOUT(Min).

If the SCL clock input Low time is between tTIMEOUT(Min) and tTIMEOUT(Max), the PMIC does not guarantee and it may or may not reset the I<sup>2</sup>C bus or I3C Basic bus.

### 6.17.13 Bus Reset (cont'd)

When RESET, the PMIC device takes the following actions:

1. Interface and any pending command or transactions are cleared
2. All internal register values are preserved unless noted otherwise in item # 3 below.
3. Device returns to I<sup>2</sup>C mode of operation; resets Table 98, “Register 0x0A” [3:2] = ‘00; resets Table 138, “Register 0x32” [6] = ‘0’; resets Table 140, “Register 0x34”[7:5] = ‘000’; resets Table 140, “Register 0x34” [3:1] = ‘111’.
4. Device does not resample PID pin.
5. Device floats the SDA pin such that it gets pulled High by the external or Hub device pullup resistor.
6. Device treats bus reset as STOP operation.




Figure 42 — I<sup>2</sup>C or I3C Basic Bus Reset of PMIC

### 6.17.14 Command Truth Table

The command truth table only applies in I3C mode with PEC enabled. In I2C mode and in I3C Basic mode with PEC disabled, the command truth table does not apply.

Table 85 — I3C Basic Mode with PEC Enabled Command Truth Table

PMIC Command (CMD Field)	Command Name	Command Code	RW	PMIC 8 bit Register Address [7:0]
		2nd Byte Bits [7:5]	2nd Byte Bit [4]	1st Byte Bits [7:0]
Write 1 Byte to Register	W1R	000	0	V
Read 1 Byte from Register	R1R		1	V
Write 2 Byte to Register	W2R	001	0	V
Read 2 Byte from Register	R2R		1	V
Write 4 Byte to Register	W4R	010	0	V
Read 4 Byte from Register	R4R		1	V
Write 16 Byte to Register	W16R	011	0	V
Read 16 Byte from Register	R16R		1	V
Reserved	RSVD	100	RSVD	RSVD
Reserved	RSVD	101	RSVD	RSVD
Reserved	RSVD	110	RSVD	RSVD
Reserved	RSVD	111	RSVD	RSVD

---

## 7 Volatile Registers Space

---

### 7.1 Access Mechanism

#### 7.1.1 Register Attribute Definition

All volatile registers have Base Attributes as defined in Table 86. Some register attributes are further modified with Attribute Modifiers, as defined in Table 87.

**Table 86 — Register Base Attributes**

Attribute	Abbreviation	Description
Read Only	RO	This bit can be read by host. Writes have no effect.
Read/Write	RW	This bit can be read or written by host.
Write Only	W	This bit can only be written by host. Read from this bit returns ‘0’.
Reserved	RV	This bit is reserved for future expansion and its value must not be modified by host. The bit will return ‘0’ when read. Write has no effect.

**Table 87 — Register Attribute Modifier**

Attribute	Abbreviation	Description
Write 1 Only	1O	This bit can only be set (i.e., write ‘1’) but not reset (i.e., write ‘0’). Write ‘0’ has no effect.
Protected	P	This bit is protected by the password. This bit cannot be written to unless the password code has been written into the password registers.
Persistent	E	This bit is persistent during power cycle.

## 7.2 Registers

### 7.2.1 Register Map Breakdown

**Table 88 — Register Map Breakdown**

Register Range	Region	Comments
0x00 - 0x3F	Host Region	Host Accessible Registers
0x40 - 0x6F	DIMM Vendor Region	<p>DIMM Vendor Registers - Non Volatile Memory</p> <p>Allows DIMM vendors to program the PMIC for a given DRAM/DIMM vendor designs.</p> <p>These are password protected registers and password is selected by DIMM vendor. Under normal operation, these registers are not used by any host.</p> <p>These registers require password for read access. Access to these registers without correct password will return all data as '0'.</p> <p>These registers require complete power cycle before it takes in effect. Changing these registers under normal operation is considered an illegal operation.</p>
0x70 - 0xFF	Vendor Specific Region	<p>Vendor Specific Registers - Non Volatile Memory</p> <p>These are vendor specific password protected registers. Under normal operation these registers are not used by any host.</p> <p>These registers require password for read access. Access to these registers without correct password will return all data as '0'.</p>

### 7.2.2 Memory Protection

The PMIC DIMM vendors registers (0x40 - 0x6F) are password protected registers. Both Read and Write access to DIMM vendor registers are blocked unless it is unlocked by providing the correct password. The default password for DIMM vendor register is 0x9473. The PMIC offers each DIMM vendors to select their own password for DIMM vendor registers.

### 7.2.3 Steps to Access DIMM Vendor Registers

The steps to access DIMM vendor registers are as following:

1. Write to register Table 142, “Register 0x37” = 8 bit password LSB code
2. Write to register Table 143, “Register 0x38” = 8 bit password MSB code
3. Write to register Table 144, “Register 0x39” = 0x40.
4. Perform Read operations to DIMM vendor registers as desired.
5. Write to register Table 144, “Register 0x39” = 0x00.

### 7.2.4 Steps to Change DIMM Vendor Region Password

By default, the DIMM vendor region register password is 0x9473. The steps to change password from default password are as following:

1. Write to register Table 142, “Register 0x37” = 0x73.
2. Write to register Table 143, “Register 0x38” = 0x94.
3. Write to register Table 144, “Register 0x39” = 0x40.
4. Write to register Table 142, “Register 0x37” = New 8 bit password LSB code as desired by DIMM vendor.
5. Write to register Table 143, “Register 0x38” = New 8 bit password MSB code as desired by DIMM vendor.
6. Write to register Table 144, “Register 0x39” = 0x80.
7. Wait 200 ms.
8. Write to register Table 144, “Register 0x39” = 0x00.
9. Power cycle the PMIC. (Remove VIN\_Bulk supply from the PMIC. The new password is in effect after the power cycle.

### 7.2.5 Steps to Burn or Program DIMM Vendor Region Registers

The steps to burn or to program DIMM vendor registers are as following:

1. Write to register Table 142, “Register 0x37” = 8 bit password LSB code
2. Write to register Table 143, “Register 0x38” = 8 bit password MSB code
3. Write to register Table 144, “Register 0x39” = 0x40.
4. Programming DIMM vendor registers are done at block level. Block 40 addresses: 0x40 - 0x4F; Block 50 addresses: 0x50 - 0x5F; Block 60 addresses: 0x60 - 0x6F. Perform write operation to each block as desired.
5. Burn each block one at a time: Block 40 addresses: Write register Table 144, “Register 0x39” = 0x81. Block 50 addresses: Write register Table 144, “Register 0x39” = 0x82. Block 60 addresses: Write register Table 144, “Register 0x39” = 0x85.
6. Wait time 200 ms.
7. To check if programming is complete: Perform read from register Table 144, “Register 0x39”. The code 0x5A indicates it is complete. It takes approximately 200 ms per page to program.
8. To verify if programming is done correctly: Perform read operation from appropriate block addresses.
9. Write to register Table 144, “Register 0x39” = 0x00.

### 7.2.6 Host Region Register Map

**Table 89 — Host Region - Register Map - Color Coding Scheme**

Region	Register Range	Restriction
Host Region + DIMM Vendor Region + Vendor Specific Region	Table 109, “Register 0x15” to Table 135, “Register 0x2F” Table 138, “Register 0x32” [7, 5:0] Table 149, “Register 0x40” to Register 0x6F Register 0x70 to Register 0xFF	Register Modification is NOT allowed in Secure Mode
Host Region	Table 120, “Register 0x20” to Table 133, “Register 0x2D”	Registers are copied from DIMM Vendor Region Setting at power on

**Table 90 — Host Region - Register Map**

Register	Attribute	Description
0x00 to 0x03	RV	R00 [7:0] to R03[7:0] - Reserved
Table 92, “Register 0x04”	ROE	R04 [7] Global Error Count R04 [6] Global Error Log - Buck OV or UV R04 [5] Global Error Log - VIN_Bulk OV R04 [4] Global Error Log - Critical Temperature R04 [3:0] Reserved
Table 93, “Register 0x05”	ROE	R05 [7] Reserved R05 [6] Power On Reset - SWA Power Not Good R05 [5] Reserved R05 [4:3] Power On Reset - SWB and SWC Power Not Good R05 [2:0] Power On Reset - High Level Error Log Code
Table 94, “Register 0x06”	ROE	R06 [7] Power On Reset - SWA Under Voltage Lockout R06 [6] Reserved R06 [5:4] Power On Reset - SWB and SWC Under Voltage Lockout R06 [3] Power On Reset - SWA Over Voltage R06 [2] Reserved R06 [1:0] Power On Reset - SWB and SWC Over Voltage
Table 95, “Register 0x07”	ROE	R07 [7:0] Reserved

**Table 90 — Host Region - Register Map (cont'd)**

Register	Attribute	Description
Table 96, "Register 0x08"	RO	R08 [7] Reserved R08 [6] Critical Temperature Shutdown Status R08 [5] SWA Output Power Good Status R08 [4] Reserved R08 [3:2] SWB, SWC Output Power Good Status R08 [1] Reserved R08 [0] VIN Bulk Input Over Voltage Status
Table 97, "Register 0x09"	RO	R09 [7] PMIC High Temperature Warning Status R09 [6] Reserved R09 [5] VOUT_1.8V Output Power Good Status R09 [4] Reserved R09 [3] SWA High Output Current Consumption Warning Status R09 [2] Reserved R09 [1:0] SWB, SWC High Output Current Consumption Warning Status
Table 98, "Register 0x0A"	RO	R0A [7] SWA Output Over Voltage Status R0A [6] Reserved R0A [5:4] SWB, SWC Output Over Voltage Status R0A [3] PEC Error Status R0A [2] Parity Error Status R0A [1] IBI Status R0A [0] Reserved
Table 99, "Register 0x0B"	RO	R0B [7] SWA Output Current Limiter Warning Status R0B [6] Reserved R0B [5:4] SWB, SWC Output Current Limiter Warning Status R0B [3] SWA Output Under Voltage Lockout Status R0B [2] Reserved R0B [1:0] SWB, SWC Output Current Limiter Warning Status
Table 100, "Register 0x0C"	RO	R0C [7:0] SWA Output Current or Power or Total Output Power Measurement
Table 101, "Register 0x0D"	RO	R0D [7:0] Reserved
Table 102, "Register 0x0E"	RO	R0E [7:6] Reserved R0E [5:0] SWB Output Current or Power Measurement
Table 103, "Register 0x0F"	RO	R0F [7:6] Reserved R0F [5:0] SWC Output Current or Power Measurement
Table 104, "Register 0x10"	1O	R10 [7:6] Reserved R10 [5] Clear SWA Output Power Good Status R10 [4] Reserved R10 [3:2] Clear SWB, SWC Output Power Good Status R10 [1] Reserved R10 [0] Clear VIN Bulk Input Over Voltage Status
Table 105, "Register 0x11"	1O	R11 [7] Clear PMIC High Temperature Warning Status R11 [6] Reserved R11 [5] Clear VOUT_1.8V Output Power Good Status R11 [4] Reserved R11 [3] Clear SWA High Output Current Consumption Warning Status R11 [2] Reserved R11 [1:0] Clear SWB, SWC High Output Current Consumption Warning Status
Table 106, "Register 0x12"	1O	R12 [7] Clear SWA Output Over Voltage Status R12 [6] Reserved R12 [5:4] Clear SWB, SWC Output Over Voltage Status R12 [3] Clear PEC Error R12 [2] Clear Parity Error R12 [1:0] Reserved
Table 107, "Register 0x13"	1O	R13 [7:4] Clear SWA Output Current Limiter Warning Status R13 [6] Reserved R13 [5:4] Clear SWB, SWC Output Current Limiter Warning Status R13 [3] Clear SWA Output Under Voltage Lockout Status R13 [2] Reserved R12 [1:0] Clear SWB, SWC Output Under Voltage Lockout Status
Table 108, "Register 0x14"	1O	R14 [7:3] Reserved R14 [2] Clear VOUT_1.0V Output Power Good Status R14 [1] Reserved R14 [0] Clear Global Status

**Table 90 — Host Region - Register Map (cont'd)**

Register	Attribute	Description
Table 109, "Register 0x15"	RW	R15 [7:6] Reserved R15 [5] Mask SWA Output Power Good Status R15 [4] Reserved R15 [3:2] Mask SWB, SWC Output Power Good Status R15 [1] Reserved R15 [0] Mask VIN Bulk Input Over Voltage Status
Table 110, "Register 0x16"	RW	R16 [7] Mask PMIC High Temperature Warning Status R16 [6] Reserved R16 [5] Mask VOUT_1.8V Output Power Good Status R16 [4] Reserved R16 [3:0] Mask SWA High Output Current Consumption Warning Status R16 [2] Reserved R16 [1:0] Mask SWB, SWC High Output Current Consumption Warning Status
Table 111, "Register 0x17"	RW	R17 [7] Mask SWA Output Over Voltage R17 [6] Reserved R17 [5:4] Mask SWB, SWC Output Over Voltage R17 [3] Mask PEC Error Status R17 [2] Mask Parity Error Status R17 [1:0] Reserved
Table 112, "Register 0x18"	RW	R18 [7] Mask SWA Output Current Limiter Warning Status R18 [6] Reserved R18 [5:4] Mask SWB, SWC Output Current Limiter Warning Status R18 [3] Mask SWA Output Under Voltage Lockout Status R18 [2] Reserved R18 [3:0] Mask SWB, SWC Output Under Voltage Lockout Status
Table 113, "Register 0x19"	RW	R19 [7:3] Reserved R19 [2] Mask VOUT_1.0 V Output Power Good Status R19 [1:0] Reserved
Table 114, "Register 0x1A"	RW	R1A [7:5] Reserved R1A [4] Quiescent Power State Entry Enable R1A [3] Reserved R1A [2] VOUT_1.8 V Power Good Threshold Voltage R1A [1] Output Power Select R1A [0] VOUT_1.0 V Power Good Threshold Voltage
Table 115, "Register 0x1B"	RW	R1B [7] VIN_Bulk Input Over Voltage Threshold R1B [6] Current or Power Meter Select R1B [5] Reserved R1B [4] Global Mask PWR_GOOD Output Pin R1B [3] GSI_n Pin Enable R1B [2:0] PMIC High Temperature Warning Threshold
Table 116, "Register 0x1C"	RW	R1C [7:2] SWA Output High Current Threshold R1C [1:0] Reserved
Table 117, "Register 0x1D"	RW	R1D [7:0] Reserved
Table 118, "Register 0x1E"	RW	R1E [7:2] SWB Output High Current Threshold R1E [1:0] Reserved
Table 119, "Register 0x1F"	RW	R1F [7:2] SWC Output High Current Threshold R1F [1:0] Reserved
Table 120, "Register 0x20"	RW	R20 [7:6] SWA Output Current Limiter Warning Threshold R20 [5:4] Reserved R20 [3:2] SWB Output Current Limiter Warning Threshold R20 [1:0] SWC Output Current Limiter Warning Threshold
Table 121, "Register 0x21"	RW	R21 [7:1] SWA Voltage Setting R21 [0] SWA Power Good Low Side Threshold
Table 122, "Register 0x22"	RW	R22 [7:6] SWA Power Good High Side Threshold R22 [5:4] SWA Over Voltage Threshold R22 [3:2] SWA Under Voltage Lockout Threshold R22 [1:0] SWA Soft Stop Time
Table 123, "Register 0x23"	RW	R23 [7:0] Reserved
Table 124, "Register 0x24"	RW	R24 [7:0] Reserved
Table 125, "Register 0x25"	RW	R25 [7:1] SWB Voltage Setting R25 [0] SWB Power Good Low Side Threshold

**Table 90 — Host Region - Register Map (cont'd)**

Register	Attribute	Description
Table 126, "Register 0x26"	RW	R26 [7:6] SWB Power Good High Side Threshold R26 [5:4] SWB Over Voltage Threshold R26 [3:2] SWB Under Voltage Lockout Threshold R26 [1:0] SWB Soft Stop Time
Table 127, "Register 0x27"	RW	R27 [7:1] SWC Voltage Setting R27 [0] SWC Power Good Low Side Threshold
Table 128, "Register 0x28"	RW	R28 [7:6] SWC Power Good High Side Threshold R28 [5:4] SWC Over Voltage Threshold R28 [3:2] SWC Under Voltage Lockout Threshold R28 [1:0] SWC Soft Stop Time
Table 129, "Register 0x29"	RW	R29 [7:6] SWA Mode Select R29 [5:4] SWA Switching Frequency R29 [3:0] Reserved
Table 130, "Register 0x2A"	RW	R2A [7:6] SWB Mode Select R2A [5:4] SWB Switching Frequency R2A [3:2] SWC Mode Select R2A [1:0] SWC Switching Frequency
Table 131, "Register 0x2B"	RW	R2B [7:6] VOUT_1.8 V LDO Setting R2B [5:3] Reserved R2B [2:1] VOUT_1.0 V LDO Setting R2B [0] Reserved
Table 132, "Register 0x2C"	RW	R2C [7:5] SWA Soft Start Time R2C [4:0] Reserved
Table 133, "Register 0x2D"	RW	R2D [7:5] SWB Soft Start Time R2D [4] Reserved R2D [3:1] SWC Soft Start Time R2D [0] Reserved
Table 134, "Register 0x2E"	RW	R2E [7:3] Reserved R2E [2:0] PMIC Shutdown temperature threshold
Table 135, "Register 0x2F"	RW	R2F [7] Reserved R2F [6] SWA Enable R2F [5] Reserved R2F [4:3] SWB, SWC Enable R2F [2] Secure or Programmable Mode Select R2F [1:0] Mask Bits Register Control
Table 136, "Register 0x30"	RW	R30 [7] ADC Enable R30 [6:3] ADC Select R30 [2] Reserved R30 [1:0] ADC Register Update Frequency
Table 137, "Register 0x31"	RO	R31 [7:0] ADC Read Out
Table 138, "Register 0x32"	RW, RO	R32 [7] VR Enable R32 [6] Management Interface Selection R32 [5] PWR_GOOD Signal IO Type R32 [4:3] PMIC Power Good Output Signal Control R32 [2:0] Reserved
Table 139, "Register 0x33"	RO	R33 [7:5] Temperature Measurement R33 [4:3] Reserved R33 [2] VOUT_1.0V Output Power Good Status R33 [1:0] Reserved
Table 1, "PMIC Pin Description"	RO	R34 [7] PEC Enable R34 [6] IBI Enable R34 [5] Parity Disable R34 [4] Reserved R34 [3:1] HID_CODE R34 [0] Reserved
Table 141, "Register 0x35"	RW	R35 [7] Error Injection Enable R35 [6:4] Rail Selection R35 [3] Over and Under Voltage Select R35 [2:0] Misc. Error Injection Type
0x36	RV	R36 [7:0] Reserved
Table 142, "Register 0x37"	WO	R37 [7:0] Password Lower Byte 0
Table 143, "Register 0x38"	WO	R38 [7:0] Password Upper Byte 1
Table 144, "Register 0x39"	RW	R39 [7:0] Command Codes

**Table 90 — Host Region - Register Map (cont'd)**

Register	Attribute	Description
Table 145, "Register 0x3A"	RW	R3A [7] Reserved R3A [6] Default Read Address Pointer Enable R3A [5:4] Default Read Address Pointer Selection R3A [3:2] Burst Length for Default Read Address Pointer Mode in PEC Enabled Mode R3A [1:0] Reserved
Table 146, "Register 0x3B"	ROE	R3B [7:6] Reserved R3B [5:4] Major Revision ID R3B [3:1] Minor Revision ID R3B [0] Reserved
Table 147, "Register 0x3C"	ROE	R3C [7:0] VENDOR_ID_BYTE0
Table 148, "Register 0x3D"	ROE	R3D [7:0] VENDOR_ID_BYTE1
0x3E	RV	R3E [7:0] Reserved
0x3F	RV	R3F [7:0] Reserved

**Table 91 — DIMM Vendor Region - Register Map**

Register	Attribute	Description
Table 149, "Register 0x40"	RWPE	R40 [7:0] Power On Sequence - Configuration 0
Table 150, "Register 0x41"	RWPE	R41 [7:0] Power On Sequence - Configuration 1
Table 151, "Register 0x42"	RWPE	R42 [7:0] Power On Sequence - Configuration 2
Table 152, "Register 0x43"	RWPE	R43 [7:0] Reserved
Table 153, "Register 0x44"	RWPE	R44 [7:0] Reserved
Table 154, "Register 0x45"	RWPE	R45 [7:1] SWA Voltage Setting R45 [0] SWA Power Good Low Side Threshold
Table 155, "Register 0x46"	RWPE	R46 [7:6] SWA Power Good High Side Threshold R46 [5:4] SWA Over Voltage Threshold R46 [3:2] SWA Under Voltage Lockout Threshold R46 [1:0] SWA Soft Stop Time
Table 156, "Register 0x47"	RWPE	R47 [7:0] Reserved
Table 157, "Register 0x48"	RWPE	R48 [7:0] Reserved
Table 158, "Register 0x49"	RWPE	R49 [7:1] SWB Voltage Setting R49 [0] SWB Power Good Low Side Threshold
Table 159, "Register 0x4A"	RWPE	R4A [7:6] SWB Power Good High Side Threshold R4A [5:4] SWB Over Voltage Threshold R4A [3:2] SWB Under Voltage Lockout Threshold R4A [1:0] SWB Soft Stop Time
Table 160, "Register 0x4B"	RWPE	R4B [7:1] SWC Voltage Setting R4B [0] SWC Power Good Low Side Threshold
Table 161, "Register 0x4C"	RWPE	R4C [7:6] SWC Power Good High Side Threshold R4C [5:4] SWC Over Voltage Threshold R4C [3:2] SWC Under Voltage Lockout Threshold R4C [1:0] SWC Soft Stop Time
Table 162, "Register 0x4D"	RWPE	R4D [7:6] SWA Mode Select R4D [5:4] SWA Switching Frequency R4D [3:0] Reserved
Table 163, "Register 0x4E"	RWPE	R4E [7:6] SWB Mode Select R4E [5:4] SWB Switching Frequency R4E [3:2] SWC Mode Select R4E [1:0] SWC Switching Frequency
Table 164, "Register 0x4F"	RWPE	R4F [7:1] Reserved R4F [0] SWA and SWB Single or Dual Phase Regulator Mode Select
Table 165, "Register 0x50"	RWPE	R50 [7:6] SWA Output Current Limiter Warning Threshold R50 [5:4] Reserved R50 [3:2] SWB Output Current Limiter Warning Threshold R50 [1:0] SWC Output Current Limiter Warning Threshold
Table 166, "Register 0x51"	RWPE	R51 [7:6] VOUT_1.8V LDO Output Voltage Setting R51 [5:3] Reserved R51 [2:1] VOUT_1.0V LDO Voltage Setting R51 [0] Reserved
0x52 - 0x57	RV	R52 [7:0] - R57 [7:0] Reserved
Table 167, "Register 0x58"	RWPE	R58 [7:0] Power Off Sequence - Configuration 0
Table 168, "Register 0x59"	RWPE	R59 [7:0] Power Off Sequence - Configuration 1
Table 169, "Register 0x5A"	RWPE	R5A [7:0] Power Off Sequence - Configuration 2

**Table 91 — DIMM Vendor Region - Register Map (cont'd)**

Register	Attribute	Description
Table 170, “Register 0x5B” 0x5C	RWPE RV	R5B [7:0] Reserved R5C [7:0] Reserved
Table 171, “Register 0x5D”	RWPE	R5D [7:5] SWA Soft Start Time R5D [4:0] Reserved
Table 172, “Register 0x5E” 0x5F to 0x6F	RWPE RV	R5E [7:5] SWB Soft Start Time R5E [4] Reserved R5E [3:1] SWC Soft Start Time R5E [0] Reserved R5F [7:0] to R6F [7:0] Reserved

## 7.2.7 Register Definition

### 7.2.7.1 Status Registers

The DDR5 PMIC offers status registers that are grouped into four different categories.

1. Global History of Error Log Register (Table 92, “Register 0x04” [7:4])
2. Error Log Registers (Table 93, “Register 0x05” [6,4:0], Table 94, “Register 0x06” [7,5:3,1:0], Table 95, “Register 0x07” [7:0]; Table 95, “Register 0x07” [7:0] is currently defined as Reserved)
3. Real time Status Registers (Table 96, “Register 0x08” [6:5,3:2,0], Table 97, “Register 0x09” [7,5,3,1:0], Table 98, “Register 0x0A” [7,5:1], Table 99, “Register 0x0B” [7,5:3,1:0], Table 139, “Register 0x33” [2])
4. Periodic Status Registers (Table 100, “Register 0x0C” [7:0], Table 102, “Register 0x0E” [5:0], Table 103, “Register 0x0F” [5:0], Table 139, “Register 0x33” [7:5])

Global History of Error Log Register (Table 92, “Register 0x04” [7:4]) - This register records the PMIC state at each abnormal power down cycle. This register reports the cumulative error of each abnormal power down sequence. The PMIC writes this register on its own when it internally generates VR Disable command on its own due to failure. The host can erase this register in MTP memory and clear the status register by writing the code 0x74 in R39.

Error Log Registers (Table 93, “Register 0x05” [6,4:0], Table 94, “Register 0x06” [7,5:3,1:0], Table 95, “Register 0x07” [7:0]) - These registers record the PMIC state at each power down sequence. The PMIC may report abnormal power down sequence or normal power down sequence. The PMIC writes this register on its own when it internally generates VR Disable command on its own due to failure. These registers are updated at power down cycle, if update is needed by the PMIC on its own. The host can clear the status register by writing the code 0x74 in R39.

Real Time Status Registers (Table 96, “Register 0x08” [6:5,3:2,0], Table 97, “Register 0x09” [7,5,3,1:0], Table 98, “Register 0x0A” [7,5:1], Table 99, “Register 0x0B” [7,5:3,1:0], Table 139, “Register 0x33” [2]): These registers are updated to ‘1’ any time based on any event that occurs. The status registers will remain at ‘1’ even if the failing condition is no longer present until the Clear Register command is received by the PMIC. The GSI\_n interrupt or PWR\_GOOD interrupt may be generated by the PMIC at the same time depending on the type of event. The interrupts are only generated if they are not masked. The status registers R08 [7], R09 [5] and R33 [2] is only valid once valid VIN\_Bulk input supply is valid at the PMIC input pin. The remaining status registers are valid after VR Enable command is registered.

Periodic Status Registers (Table 100, “Register 0x0C” [7:0], Table 102, “Register 0x0E” [5:0], Table 103, “Register 0x0F” [5:0], Table 139, “Register 0x33” [7:5]) - These registers are updated periodically. These registers are only valid after VR Enable command is registered.

All Read Only (RO) registers except for registers Table 100, “Register 0x0C” [7:0], Table 102, “Register 0x0E” [5:0] and Table 103, “Register 0x0F” [5:0] are one time latched registers. In other words, once PMIC sets those register flag, the host must explicitly clear those registers appropriately. The PMIC does not automatically update the registers on its own even if the event that triggered the status is no longer present. The registers Table 100, “Register 0x0C” [7:0], Table 102, “Register 0x0E” [5:0] and Table 103, “Register 0x0F” [5:0] are dynamically updated by the PMIC at certain frequency and they represent the status at that point.

### 7.2.7.1 Status Registers (cont'd)

Table 92 — Register 0x04

R04			
Bits	Attribute	Default	Description <sup>1,2</sup>
7	ROE	0	R04 [7]: GLOBAL_ERROR_COUNT Global Error Count Since Last Erase Operation <sup>3</sup> 0 = No Error or Only 1 Error since last Erase operation 1 => 1 Error Count since last Erase operation
6	ROE	0	R04 [6]: GLOBAL_ERROR_LOG_BUCK_OV_OR_UV Global Error Log History for Buck Regulator Output Over or Under Voltage <sup>4</sup> 0 = No Error Occurred 1 = Error Occurred
5	ROE	0	R04 [5]: GLOBAL_ERROR_LOG_VIN_BULK_OVER_VOLTAGE Global Error Log History for VIN_Bulk Over Voltage <sup>4</sup> 0 = No Error Occurred 1 = Error Occurred
4	ROE	0	R04 [4]: GLOBAL_ERROR_LOG_CRITICAL_TEMPERATURE Global Error Log History for Critical Temperature <sup>4</sup> 0 = No Error Occurred 1 = Error Occurred
3:0	RV	0	R04 [3:0]: Reserved

NOTE 1 The PMIC always attempts to write this register into its non-volatile memory. However, it may not be guaranteed depending on how fast the host may shut off the input power to the PMIC. The PMIC needs minimum of 4.5 V for VIN\_Bulk voltage and 200 ms duration from PWR\_GOOD signal assertion to guarantee the write operation into non-volatile memory.

NOTE 2 Host must explicitly perform Erase operation to erase this entire register via command in Table 144, “Register 0x39”. The PMIC needs minimum of 200 ms for Erase operation.

NOTE 3 PMIC counts the error since last erase operation and if more than one error occurs, it sets this bit to ‘1’. Host must explicitly perform Erase operation to erase this entire register Table 92, “Register 0x04” [7:0].

NOTE 4 PMIC sets the bit when error occurs.

### 7.2.7.1 Status Registers (cont'd)

Table 93 — Register 0x05

R05			
Bits	Attribute	Default	Description <sup>1,2</sup>
7	ROE	0	R05 [7]: Reserved
6	ROE	0	R05 [6]: SWA_POWER_GOOD PMIC Power On - SWA Power Not Good <sup>3</sup> 0 = Normal Power On 1 = Power On - SWA Power Not Good
5	RV	0	R05 [5]: Reserved
4	ROE	0	R05 [4]: SWB_POWER_GOOD PMIC Power On - SWB Power Not Good <sup>3</sup> 0 = Normal Power On 1 = Power On - SWB Power Not Good
3	ROE	0	R05 [3]: SWC_POWER_GOOD PMIC Power On - SWC Power Not Good <sup>3</sup> 0 = Normal Power On 1 = Power On - SWC Power Not Good
2:0	ROE	0	R05 [2:0]: PMIC_ERROR_LOG PMIC Power On - High Level Status Bit to Indicate Last Known Power Cycle or System Reset 000 = Normal Power On 001 = Reserved 010 = Buck Regulator Output Over or Under Voltage <sup>4</sup> 011 = Critical Temperature 100 = VIN_Bulk Input Over Voltage 101 = Reserved 110 = Reserved 111 = Reserved
NOTE 1 The PMIC always attempts to write this register into its non-volatile memory. However, it may not be guaranteed depending on how fast the host may shut off the input power to the PMIC. The PMIC needs minimum of 4.5 V for VIN_Bulk voltage and 200 ms duration from PWR_GOOD signal assertion to guarantee the write operation into non-volatile memory. NOTE 2 This entire register status reflects previous power down cycle of the PMIC and is updated by the PMIC on its own at each power cycle, if update is needed. Because this register is updated only if there is an update needed, there is no NVM life time impact. This register is cleared when host issues the erase command via Table 144, "Register 0x39". The PMIC needs minimum of 200 ms for Erase operation. NOTE 3 This register is set only if PMIC generates internal VR Disable command due to fault condition. NOTE 4 This code is a logical OR function of Table 94, "Register 0x06" [7:0] register bits.			

### 7.2.7.1 Status Registers (cont'd)

Table 94 — Register 0x06

R06			
Bits	Attribute	Default	Description <sup>1,2</sup>
7	ROE	0	R06 [7]: SWA_UNDER_VOLTAGE_LOCKOUT PMIC Power On - SWA Under Voltage Lockout 0 = Normal Power On 1 = Power On - SWA Under Voltage Lockout
6	RV	0	R06 [6]: Reserved
5	ROE	0	R06 [5]: SWB_UNDER_VOLTAGE_LOCKOUT PMIC Power On - SWB Under Voltage Lockout <sup>3</sup> 0 = Normal Power On 1 = Power On - SWB Under Voltage Lockout
4	ROE	0	R06 [4]: SWC_UNDER_VOLTAGE_LOCKOUT PMIC Power On - SWC Under Voltage Lockout 0 = Normal Power On 1 = Power On - SWC Under Voltage Lockout
3	ROE	0	R06 [3]: SWA_OVER_VOLTAGE PMIC Power On - SWA Over Voltage 0 = Normal Power On 1 = Power On - SWA Over Voltage
2	RV	0	R06 [2]: Reserved
1	ROE	0	R06 [1]: SWB_OVER_VOLTAGE PMIC Power On - SWB Over Voltage 0 = Normal Power On 1 = Power On - SWB Over Voltage
0	ROE	0	R06 [0]: SWC_OVER_VOLTAGE PMIC Power On - SWC Over Voltage 0 = Normal Power On 1 = Power On - SWC Over Voltage
NOTE 1 The PMIC always attempts to write this register into its non-volatile memory. However, it may not be guaranteed depending on how fast the host may shut off the input power to the PMIC. The PMIC needs minimum of 4.5 V for VIN_Bulk voltage and 200 ms duration from PWR_GOOD signal assertion to guarantee the write operation into non-volatile memory.			
NOTE 2 This entire register status reflects previous power down cycle of the PMIC and is updated by the PMIC on its own at each power cycle, if update is needed. Because this register is updated only if there is an update needed, there is no NVM life time impact. This register is cleared when host issues the erase command via Table 144, "Register 0x39". The PMIC needs minimum of 200 ms for Erase operation.			
NOTE 3 Only applicable if Table 164, "Register 0x4F" [0] = '0'.			

### 7.2.7.1 Status Registers (cont'd)

Table 95 — Register 0x07

R07			
Bits	Attribute	Default	Description <sup>1,2</sup>
7:0	ROE	0	R07 [7:0]: Reserved
NOTE 1 The PMIC always attempts to write this register into its non-volatile memory. However, it may not be guaranteed depending on how fast the host may shut off the input power to the PMIC. The PMIC needs minimum of 4.5 V for VIN_Bulk voltage and 200 ms duration from PWR_GOOD signal assertion to guarantee the write operation into non-volatile memory.			
NOTE 2 This entire register status reflects previous power down cycle of the PMIC and is updated by the PMIC on its own at each power cycle, if update is needed. Because this register is updated only if there is an update needed, there is no NVM life time impact. This register is cleared when host issues the erase command via Table 144, "Register 0x39". The PMIC needs minimum of 200 ms for Erase operation.			

Table 96 — Register 0x08

R08			
Bits	Attribute	Default	Description
7	RV	0	R08 [7]: Reserved
6	RO	0	R08 [6]: CRITICAL_TEMP_SHUTDOWN_STATUS Critical Temperature Shutdown Status <sup>1</sup> 0 = No Critical Temperature Shutdown 1 = Critical Temperature Shutdown
5	RO	0	R08 [5]: SWA_OUTPUT_POWER_GOOD_STATUS Switch Node A Output Power Good Status <sup>2</sup> 0 = Power Good 1 = Power Not Good
4	RV	0	R08 [4]: Reserved
3	RO	0	R08 [3]: SWB_OUTPUT_POWER_GOOD_STATUS Switch Node B Output Power Good Status <sup>3,4</sup> 0 = Power Good 1 = Power Not Good
2	RO	0	R08 [2]: SWC_OUTPUT_POWER_GOOD_STATUS Switch Node C Output Power Good Status <sup>5</sup> 0 = Power Good 1 = Power Not Good
1	RV	0	R08 [1]: Reserved
0	RO	0	R08 [0]: VIN_BULK_INPUT_OVER_VOLTAGE_STATUS VIN_Bulk Input Supply Over Voltage Status <sup>6</sup> 0 = No Over Voltage 1 = Over Voltage
NOTE 1 This register is set when PMIC temperature goes above the threshold setting in register Table 134, "Register 0x2E" [2:0].			
NOTE 2 This register is set when SWA output voltage goes either below the threshold setting in register Table 121, "Register 0x21"[0] or above the threshold setting in register Table 122, "Register 0x22" [7:6].			
NOTE 3 This register is set when SWB output goes either below the threshold setting in register Table 125, "Register 0x25"[0] or above the threshold setting in register Table 126, "Register 0x26" [7:6].			
NOTE 4 Only applicable if Table 164, "Register 0x4F" [0] = '0'.			
NOTE 5 This register is set when SWC output goes either below the threshold setting in register Table 127, "Register 0x27"[0] or above the threshold setting in register Table 128, "Register 0x28" [7:6].			
NOTE 6 This register is set when VIN_Bulk input voltage goes above the threshold setting in register Table 115, "Register 0x1B" [7].			

### 7.2.7.1 Status Registers (cont'd)

Table 97 — Register 0x09

R09			
Bits	Attribute	Default	Description
7	RO	0	R09 [7]: PMIC_HIGH_TEMP_WARNING_STATUS PMIC High Temperature Warning Status <sup>1</sup> 0 = Temperature Below the Warning Threshold 1 = Temperature Exceeded the Warning Threshold
6	RV	0	R09 [6]: Reserved
5	RO	0	R09 [5]: VOUT_1.8V_OUTPUT_POWER_GOOD_STATUS VOUT_1.8V LDO Output Power Good Status <sup>2</sup> 0 = Power Good 1 = Power Not Good
4	RV	0	R09 [4]: Reserved
3	RO	0	R09 [3]: SWA_HIGH_OUTPUT_CURRENT_CONSUMPTION_WARNING_STATUS Switch Node A High Output Current Consumption Warning Status <sup>3</sup> 0 = No High Current Consumption Warning 1 = High Current Consumption Warning
2	RV	0	R09 [2]: Reserved
1	RO	0	R09 [1]: SWB_HIGH_OUTPUT_CURRENT_CONSUMPTION_WARNING_STATUS Switch Node B High Output Current Consumption Warning Status <sup>4,5</sup> 0 = No High Current Consumption Warning 1 = High Current Consumption Warning
0	RO	0	R09 [0]: SWC_HIGH_OUTPUT_CURRENT_CONSUMPTION_WARNING_STATUS Switch Node C High Output Current Consumption Warning Status <sup>6</sup> 0 = No High Current Consumption Warning 1 = High Current Consumption Warning

NOTE 1 This register is set when PMIC temperature goes above the threshold setting in Table 115, “Register 0x1B” [2:0].

NOTE 2 This register is set when VOUT\_1.8V output exceeds the threshold setting in register Table 114, “Register 0x1A” [2].

NOTE 3 This register is set when SWA output current consumption goes above the threshold setting in Table 116, “Register 0x1C” [7:2].

NOTE 4 This register is set when SWB output current consumption goes above the threshold setting in Table 118, “Register 0x1E” [7:2].

NOTE 5 This register is applicable regardless of the setting in Table 164, “Register 0x4F” [0].

NOTE 6 This register is set when SWC output current consumption goes above the threshold setting in Table 119, “Register 0x1F” [7:2].

### 7.2.7.1 Status Registers (cont'd)

Table 98 — Register 0x0A

R0A			
Bits	Attribute	Default	Description
7	RO	0	R0A [7]: SWA_OUTPUT_OVER_VOLTAGE_STATUS Switch Node A Output Over Voltage Status <sup>1</sup> 0 = No Over Voltage 1 = Over Voltage
6	RV	0	R0A [6]: Reserved
5	RO	0	R0A [5]: SWB_OUTPUT_OVER_VOLTAGE_STATUS Switch Node B Output Over Voltage Status <sup>2,3</sup> 0 = No Over Voltage 1 = Over Voltage
4	RO	0	R0A [4]: SWC_OUTPUT_OVER_VOLTAGE_STATUS Switch Node C Output Over Voltage Status <sup>4</sup> 0 = No Over Voltage 1 = Over Voltage
3	RO	0	R0A [3]: PEC_ERROR_STATUS Packet Error Code Status <sup>5,6</sup> 0 = No PEC Error 1 = PEC Error
2	RO	0	R0A [2]: PARITY_ERROR_STATUS T Bit Parity Error Status <sup>6,7</sup> 0 = No Parity Error 1 = Parity Error
1	RO	0	R0A [1]: IBI_AND_GLOBAL_STATUS In Band Interrupt and Global Status <sup>8</sup> 0 = No Pending IBI or Outstanding Status 1 = Pending IBI or Outstanding Status
0	RV	0	R0A [0]: Reserved

NOTE 1 This register is set when SWA output voltage goes above the threshold setting in Table 122, “Register 0x22” [5:4].

NOTE 2 This register is set when SWB output voltage goes above the threshold setting in Table 126, “Register 0x26” [5:4]

NOTE 3 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’.

NOTE 4 This register is set when SWC output voltage goes above the threshold setting in Table 128, “Register 0x28” [5:4]

NOTE 5 Applicable in I3C Mode Only and if enabled in register Table 1, “PMIC Pin Description” [7].

NOTE 6 This register is updated when PMIC device goes through bus reset as described in Clause 6.17.13.

NOTE 7 Applicable in I3C Mode and if enabled in register Table 1, “PMIC Pin Description” [5]. It is also applicable in I<sup>2</sup>C mode for supported CCCs.

NOTE 8 This register can be used as Global Status in addition to IBI status. When IBI function is enabled, this register is automatically cleared when PMIC transmits IBI payload; however individual status registers still require an explicit clear command from host.

### 7.2.7.1 Status Registers (cont'd)

Table 99 — Register 0x0B

R0B			
Bits	Attribute	Default	Description
7	RO	0	R0B [7]: SWA_OUTPUT_CURRENT_LIMITER_WARNING_STATUS Switch Node A Output Current Limiter Warning Status 0 = No Current Limiter Event 1 = Current Limiter Event
6	RV	0	R0B [6]: Reserved
5	RO	0	R0B [5]: SWB_OUTPUT_CURRENT_LIMITER_WARNING_STATUS Switch Node B Output Current Limiter Warning Status <sup>2,3</sup> 0 = No Current Limiter Event 1 = Current Limiter Event
4	RO	0	R0B [4]: SWC_OUTPUT_CURRENT_LIMITER_WARNING_STATUS Switch Node C Output Current Limiter Warning Status <sup>4</sup> 0 = No Current Limiter Event 1 = Current Limiter Event
3	RO	0	R0B [3]: SWA_OUTPUT_UNDER_VOLTAGE_LOCKOUT_STATUS Switch Node A Output Under Voltage Lockout Status <sup>5</sup> 0 = No Under Voltage Lockout 1 = Under Voltage Lockout
2	RV	0	R0B [2]: Reserved
1	RO	0	R0B [1]: SWB_OUTPUT_UNDER_VOLTAGE_LOCKOUT_STATUS Switch Node B Output Under Voltage Lockout Status <sup>6,7</sup> 0 = No Under Voltage Lockout 1 = Under Voltage Lockout
0	RO	0	R0B [0]: SWC_OUTPUT_UNDER_VOLTAGE_LOCKOUT_STATUS Switch Node C Output Under Voltage Lockout Status <sup>8</sup> 0 = No Under Voltage Lockout 1 = Under Voltage Lockout

NOTE 1 This register is set when SWA output valley current goes above the threshold setting in Table 120, “Register 0x20” [7:6].  
 NOTE 2 This register is set when SWB output valley current goes above the threshold setting in Table 120, “Register 0x20” [3:2].  
 NOTE 3 This register is applicable regardless of the setting in Table 164, “Register 0x4F” [0].  
 NOTE 4 This register is set when SWC output valley current goes above the threshold setting in Table 120, “Register 0x20” [1:0].  
 NOTE 5 This register is set when SWA output voltage goes below the threshold setting in Table 122, “Register 0x22” [3:2].  
 NOTE 6 This register is set when SWB output voltage goes below the threshold setting in Table 126, “Register 0x26” [3:2].  
 NOTE 7 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’.  
 NOTE 8 This register is set when SWC output voltage goes below the threshold setting in Table 128, “Register 0x28” [3:2].

### 7.2.7.1 Status Registers (cont'd)

Table 100 — Register 0x0C

R0C			
Bits	Attribute	Default	Description <sup>1</sup>
7:0	RO	0	<p>R0C [7:0]: SWA_OUTPUT_CURRENT_POWER_MEASUREMENT  If Table 114, “Register 0x1A”[1] = ‘0’:  Switch Node A Output Current or Output Power<sup>2</sup> Measurement<sup>3</sup></p> <p>0000 0000 = Un-defined  0000 0001 = 0.125 A or 125 mW  0000 0010 = 0.25 A or 250 mW  0000 0011 = 0.375 A or 375 mW  0000 0100 = 0.5 A or 500 mW  0000 0101 = 0.625 A or 625 mW  0000 0110 = 0.75 A or 750 mW  0000 0111 = 0.875 A or 875 mW  0000 1000 = 1.0 A or 1000 mW  0000 1001 = 1.125 A or 1125 mW  ..  ..  0011 0111 = 6.875 A or 6875 mW  0011 1000 = 7.0 A or 7000 mW  0011 1001 = 7.125 A or 7125 mW  0011 1010 = 7.25 A or 7250 mW  0011 1011 = 7.375 A or 7375 mW  0011 1100 = 7.5 A or 7500 mW  0011 1101 = 7.625 A or 7625 mW  0011 1110 = 7.75 A or 7750 mW  0011 1111 &gt; = 7.875 A or 7875 mW  All other encodings are reserved</p> <p>If Table 114, “Register 0x1A”[1] = ‘1’:  Sum of SWA, SWB and SWC Output Power<sup>4</sup>  0000 0000 = Undefined  0000 0001 = 125 mW  0000 0010 = 250 mW  0000 0011 = 375 mW  0000 0100 = 500 mW  ..  ..  1111 1100 = 31500 mW  1111 1101 = 31625 mW  1111 1110 = 31750 mW  1111 1111 &gt; = 31875 mW</p>

NOTE 1 The PMIC reports current or power measurement as long as there is no output over voltage or output under voltage lockout event that triggers the VR Disable command. If PMIC triggers VR Disable command, PMIC does not report current or power measurement and register content may have stale data. For all other events that causes PMIC’s power good status as Not Good, the PMIC continues to provide current or power measurement.

NOTE 2 If Table 115, “Register 0x1B” [6] = ‘0’, the PMIC reports current measurement. If Table 115, “Register 0x1B” [6] = ‘1’, the PMIC reports power measurement.

NOTE 3 If Table 164, “Register 0x4F” [0] = ‘1’, host adds the current or power reported in Table 100, “Register 0x0C” [7:0] and Table 102, “Register 0x0E” [5:0] for total current or power consumption.

NOTE 4 Register Table 115, “Register 0x1B” [6] must be configured as ‘1’.

### 7.2.7.1 Status Registers (cont'd)

Table 101 — Register 0x0D

R0D			
Bits	Attribute	Default	Description
7:0	RV	0	R0D [7:0]: Reserved

Table 102 — Register 0x0E

R0E			
Bits	Attribute	Default	Description <sup>1</sup>
7:6	RV	0	R0E [7:6]: Reserved R0E [5:0]: SWB_OUTPUT_CURRENT_POWER_MEASUREMENT Switch Node B Output Current or Output Power <sup>2</sup> Measurement <sup>3</sup>
5:0	RO	0	000000 = Un-defined 000001 = 0.125 A or 125 mW 000010 = 0.25 A or 250 mW 000011 = 0.375 A or 375 mW 000100 = 0.5 A or 500 mW 000101 = 0.625 A or 625 mW 000110 = 0.75 A or 750 mW 000111 = 0.875 A or 875 mW 001000 = 1.0 A or 1000 mW 001001 = 1.125 A or 1125 mW 001010 = 1.25 A or 1250 mW ... 110111 = 6.875 A or 6875 mW 111000 = 7.0 A or 7000 mW 111001 = 7.125 A or 7125 mW 111010 = 7.25 A or 7250 mW 111011 = 7.375 A or 7375 mW 111100 = 7.5 A or 7500 mW 111101 = 7.625 A or 7625 mW 111110 = 7.75 A or 7750 mW 111111 > = 7.875 A or 7875 mW

NOTE 1 The PMIC reports current or power measurement as long as there is no output over voltage or output under voltage lockout event that triggers the VR Disable command. If PMIC triggers VR Disable command, PMIC does not report current or power measurement and register content may have stale data. For all other events that causes PMIC's power good status as Not Good, the PMIC continues to provide current or power measurement.

NOTE 2 If Table 115, “Register 0x1B” [6] = ‘0’, the PMIC reports current measurement. If Table 115, “Register 0x1B” [6] = ‘1’, the PMIC reports power measurement.

NOTE 3 If Table 164, “Register 0x4F” [0] = ‘1’, host adds the current or power reported in Table 100, “Register 0x0C” [7:0] and Table 102, “Register 0x0E” [5:0] for total current or power consumption.

### 7.2.7.1 Status Registers (cont'd)

**Table 103 — Register 0x0F**

<b>R0F</b>			
<b>Bits</b>	<b>Attribute</b>	<b>Default</b>	<b>Description<sup>1</sup></b>
7:6	RV	0	R0F [7:6]: Reserved
5:0	RO	0	R0F [5:0]: SWC_OUTPUT_CURRENT_POWER_MEASUREMENT Switch Node C Output Current or Output Power <sup>2</sup> Measurement 000000 = Un-defined 000001 = 0.125 A or 125 mW 000010 = 0.25 A or 250 mW 000011 = 0.375 A or 375 mW 000100 = 0.5 A or 500 mW 000101 = 0.625 A or 625 mW 000110 = 0.75 A or 750 mW 000111 = 0.875 A or 875 mW 001000 = 1.0 A or 1000 mW 001001 = 1.125 A or 1125 mW ... ... 110111 = 6.875 A or 6875 mW 111000 = 7.0 A or 7000 mW 111001 = 7.125 A or 7125 mW 111010 = 7.25 A or 7250 mW 111011 = 7.375 A or 7375 mW 111100 = 7.5 A or 7500 mW 111101 = 7.625 A or 7625 mW 111110 = 7.75 A or 7750 mW 111111 > = 7.875 A or 7875 mW

NOTE 1 The PMIC reports current or power measurement as long as there is no output over voltage or output under voltage lockout event that triggers the VR Disable command. If PMIC triggers VR Disable command, PMIC does not report current or power measurement and register content may have stale data. For all other events that causes PMIC's power good status as Not Good, the PMIC continues to provide current or power measurement.

NOTE 2 If Table 115, “Register 0x1B” [6] = ‘0’, the PMIC reports current measurement. If Table 115, “Register 0x1B” [6] = ‘1’, the PMIC reports power measurement.

### 7.2.7.2 Clear Registers

For each Real Time Status Registers (Table 96, “Register 0x08” [6:5,3:2,0], Table 97, “Register 0x09” [7,5,3,1:0], Table 98, “Register 0x0A” [7,5:1], Table 99, “Register 0x0B” [7,5:3,1:0], Table 139, “Register 0x33” [2]), the DDR5 PMIC offers a way to clear the status of each event. The clear registers are Table 104, “Register 0x10” [5,3:2,0], Table 105, “Register 0x11” [7,5,3,1:0], Table 106, “Register 0x12” [7,5:2] Table 107, “Register 0x13” [7,5:3,1:0] and to Table 108, “Register 0x14” [2], respectively. All clear registers are write ‘1’ only registers. When ‘1’ is written to any of the clear registers, the PMIC updates the status registers to default state and removes the interrupt condition on GSI\_n and PWR\_GOOD output signal assuming that event is no longer present. If the failing condition is still present, the status register will still remain at ‘1’. Note that GSI\_n and PWR\_GOOD interrupt is only applicable if that event is not masked. GSI\_n output signal can be disabled.

When ‘1’ is written to any of the clear registers, there are three categories of response by the PMIC.

1. PMIC removes GSI\_n interrupt (PWR\_GOOD interrupt is not applicable). Related status registers are: Table 105, “Register 0x11” [7,3,1:0], Table 107, “Register 0x13” [7,5:4].
2. PMIC removes GSI\_n and PWR\_GOOD interrupt. Related status registers are: Table 104, “Register 0x10” [5,3:2], Table 105, “Register 0x11” [5], Table 108, “Register 0x14” [2].

### 7.2.7.2 Clear Registers (cont'd)

3. PMIC only removes GSI\_n interrupt and does not remove PWR\_GOOD interrupt. Related status registers are: Table 104, “Register 0x10” [0], Table 106, “Register 0x12” [7,5:4], Table 107, “Register 0x13” [3,1:0]. The host is expected to either power cycle the PMIC or re-issue the VR Enable command if PMIC is in programmable mode.

The PMIC offers a Global Clear command by writing ‘1’ to registers Table 108, “Register 0x14” [0]. This command works same way as individual clear command. This command can alternatively be used by the host if more than one clear command is required to different registers.

**Table 104 — Register 0x10**

<b>R10</b>			
<b>Bits</b>	<b>Attribute</b>	<b>Default</b>	<b>Description<sup>1</sup></b>
7:6	RV	0	R10 [7:6]: Reserved
5	1O	0	R10 [5]: CLEAR_SWA_OUTPUT_POWER_GOOD_STATUS Clear SWA Output Power Good Status. 1 = Clear Register Table 96, “Register 0x08” [5] <sup>2</sup>
4	RV	0	R10 [4]: Reserved
3	1O	0	R10 [3]: CLEAR_SWB_OUTPUT_POWER_GOOD_STATUS Clear SWB Output Power Good Status <sup>3</sup> . 1 = Clear Register Table 96, “Register 0x08” [3] <sup>2</sup>
2	1O	0	R10 [2]: CLEAR_SWC_OUTPUT_POWER_GOOD_STATUS Clear SWC Output Power Good Status. 1 = Clear Register Table 96, “Register 0x08” [2] <sup>2</sup>
1	RV	0	R10 [1]: Reserved
0	1O	0	R10 [0]: CLEAR_VIN_BULK_INPUT_OVER_VOLTAGE_STATUS Clear VIN_Bulk Input Supply Over Voltage Status. 1 = Clear Register Table 96, “Register 0x08” [0] <sup>2</sup>

NOTE 1 Table 104, “Register 0x10” [5,3:2,0] are self clearing bits.  
 NOTE 2 See Table 29 and Table 30 for GSI\_n and POWER\_GOOD output signal status change.  
 NOTE 3 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’.

### 7.2.7.2 Clear Registers (cont'd)

**Table 105 — Register 0x11**

<b>R11</b>			
<b>Bits</b>	<b>Attribute</b>	<b>Default</b>	<b>Description<sup>1</sup></b>
7	1O	0	R11 [7]: CLEAR_PMIC_HIGH_TEMP_WARNING_STATUS Clear PMIC High Temperature Warning Status. 1 = Clear Register Table 97, “Register 0x09” [7] <sup>2</sup>
6	RV	0	R11 [6]: Reserved
5	1O	0	R11 [5]: CLEAR_VOUT_1.8V_OUTPUT_POWER_GOOD_STATUS Clear VOUT_1.8V Output Power Good Status. 1 = Clear Register Table 97, “Register 0x09” [5] <sup>2</sup>
4	RV	0	R11 [4]: Reserved
3	1O	0	R11 [3]: CLEAR_SWA_HIGH_OUTPUT_CURRENT_CONSUMPTION_WARNING_STATUS Clear Switch Node A High Output Current Consumption Warning Status. 1 = Clear Register Table 97, “Register 0x09” [3] <sup>2</sup>
2	RV	0	R11 [2]: Reserved
1	1O	0	R11 [1]: CLEAR_SWB_HIGH_OUTPUT_CURRENT_CONSUMPTION_WARNING_STATUS Clear Switch Node B High Output Current Consumption Warning Status <sup>3</sup> . 1 = Clear Register Table 97, “Register 0x09” [1] <sup>2</sup>
0	1O	0	R11 [0]: CLEAR_SWC_HIGH_OUTPUT_CURRENT_CONSUMPTION_WARNING_STATUS Clear Switch Node C High Output Current Consumption Warning Status. 1 = Clear Register Table 97, “Register 0x09” [0] <sup>2</sup>

NOTE 1 Table 105, “Register 0x11” [7,5,3,1:0] are self clearing bits.

NOTE 2 See Table 29 and Table 30 for GSI\_n and POWER\_GOOD output signal status change.

NOTE 3 This register is applicable regardless of the setting in Table 164, “Register 0x4F” [0].

### 7.2.7.2 Clear Registers (cont'd)

Table 106 — Register 0x12

R12			
Bits	Attribute	Default	Description <sup>1</sup>
7	1O	0	R12 [7]: CLEAR_SWA_OUTPUT_OVER_VOLTAGE_STATUS Clear Switch Node A Output Over Voltage Status. 1 = Clear Register Table 98, “Register 0xA” [7] <sup>2</sup>
6	RV	0	R12 [6]: Reserved
5	1O	0	R12 [5]: CLEAR_SWB_OUTPUT_OVER_VOLTAGE_STATUS Clear Switch Node B Output Over Voltage Status <sup>3</sup> . 1 = Clear Register Table 98, “Register 0xA” [5] <sup>2</sup>
4	1O	0	R12 [4]: CLEAR_SWC_OUTPUT_OVER_VOLTAGE_STATUS Clear Switch Node C Output Over Voltage Status. 1 = Clear Register Table 98, “Register 0xA” [4] <sup>2</sup>
3	1O	0	R12 [3]: CLEAR_PER_ERROR_STATUS Clear PEC Error Status. 1 = Clear Register Table 98, “Register 0xA” [3]
2	1O	0	R12 [2]: CLEAR_PARITY_ERROR_STATUS Clear Parity Error Status. 1 = Clear Register Table 98, “Register 0xA” [2]
1:0	RV	0	R12 [1:0]: Reserved

NOTE 1 Table 106, “Register 0x12” [7:5:2] are self clearing bits.

NOTE 2 See Table 29 and Table 30 for GSI\_n and POWER\_GOOD output signal status change.

NOTE 3 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’.

### 7.2.7.2 Clear Registers (cont'd)

Table 107 — Register 0x13

R13			
Bits	Attribute	Default	Description <sup>1</sup>
7	1O	0	R13 [7]: CLEAR_SWA_OUTPUT_CURRENT_LIMITER_WARNING_STATUS Clear Switch Node A Output Current Limiter Warning Status. 1 = Clear Register Table 99, “Register 0xB” [7] <sup>2</sup>
6	RV	0	R13 [6]: Reserved
5	1O	0	R13 [5]: CLEAR_SWB_OUTPUT_CURRENT_LIMITER_WARNING_STATUS Clear Switch Node B Output Current Limiter Warning Status <sup>3</sup> . 1 = Clear Register Table 99, “Register 0xB” [5] <sup>2</sup>
4	1O	0	R13 [4]: CLEAR_SWC_OUTPUT_CURRENT_LIMITER_WARNING_STATUS Clear Switch Node C Output Current Limiter Warning Status. 1 = Clear Register Table 99, “Register 0xB” [4] <sup>2</sup>
3	1O	0	R13 [3]: CLEAR_SWA_OUTPUT_UNDER_VOLTAGE_LOCKOUT_STATUS Clear Switch Node A Output Under Voltage Lockout Status. 1 = Clear Register Table 99, “Register 0xB” [3] <sup>2</sup>
2	RV	0	R13 [2]: Reserved
1	1O	0	R13 [1]: CLEAR_SWB_OUTPUT_UNDER_VOLTAGE_LOCKOUT_STATUS Clear Switch Node B Output Under Voltage Lockout Status <sup>4</sup> . 1 = Clear Register Table 99, “Register 0xB” [1] <sup>2</sup>
0	1O	0	R13 [0]: CLEAR_SWC_OUTPUT_UNDER_VOLTAGE_LOCKOUT_STATUS Clear Switch Node C Output Under Voltage Lockout Status. 1 = Clear Register Table 99, “Register 0xB” [0] <sup>2</sup>

NOTE 1 Table 107, “Register 0x13” [7:5:3:1:0] are self clearing bits.

NOTE 2 See Table 29 and Table 30 for GSI\_n and POWER\_GOOD output signal status change.

NOTE 3 This register is applicable regardless of the setting in Table 164, “Register 0x4F” [0].

NOTE 4 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’.

Table 108 — Register 0x14

R14			
Bits	Attribute	Default	Description <sup>1</sup>
7:3	RV	0	R14 [7:3]: Reserved
2	1O	0	R14 [2]: CLEAR_VOUT_1.0V_OUTPUT_POWER_GOOD_STATUS Clear VOUT_1.0V Output Power Good Status. 1 = Clear Register Table 139, “Register 0x33” [2] <sup>3</sup>
1	RV	0	R14 [1]: Reserved
0	1O	0	R14 [0]: GLOBAL_CLEAR_STATUS Clear all <sup>2</sup> status bits. 1 = Clear all status bits <sup>3</sup>

NOTE 1 Table 108, “Register 0x14” [2,0] are self clearing bits.

NOTE 2 All status bits in register Table 104, “Register 0x10” [5,3:2,0], Table 105, “Register 0x11” [7,5,3,1:0], Table 106, “Register 0x12” [7,5:2], Table 107, “Register 0x13” [7,5:3,1:0], and Table 108, “Register 0x14” [2].

NOTE 3 See Table 29 and Table 30 for GSI\_n and POWER\_GOOD output signal status change.

### 7.2.7.3 Mask Registers

For each Real Time Status Registers (Table 96, “Register 0x08” [6:5,3:2,0], Table 97, “Register 0x09” [7,5,3,1:0], Table 98, “Register 0x0A” [7,5:1], Table 99, “Register 0x0B” [7,5:3,1:0], Table 139, “Register 0x33” [2]), the PMIC offers a way to mask the status of each event interrupt. The mask registers are Table 109, “Register 0x15” [5,3:2,0], Table 110, “Register 0x16” [7,5,3,1:0], Table 111, “Register 0x17” [7,5:2], Table 112, “Register 0x18” [7,5:3,1:0], and Table 113, “Register 0x19” [2] respectively. The mask registers only masks the event interrupt on GSI\_n and PWR\_GOOD signal.

There is also a global mask register bits control Table 135, “Register 0x2F” [1:0] to control the GSI\_n and PWR\_GOOD output signal. When all mask registers are Table 109, “Register 0x15” [5,3:2,0], Table 110, “Register 0x16” [7,5,3,1:0], Table 111, “Register 0x17” [7,5:2], Table 112, “Register 0x18” [7,5:3,1:0], Table 113, “Register 0x19” [2] configured as ‘0’, the setting in Table 135, “Register 0x2F” [1:0] does not matter. The setting in Table 135, “Register 0x2F” [1:0] only matters when one or more mask registers Table 109, “Register 0x15” [5,3:2,0], Table 110, “Register 0x16” [7,5,3,1:0], Table 111, “Register 0x17” [7,5:2], Table 112, “Register 0x18” [7,5:3,1:0], Table 113, “Register 0x19” [2] are configured to ‘1’.

For any failure events that cause the PMIC to generate VR Disable command on its own, the mask register bits (Table 109, “Register 0x15” [0], Table 111, “Register 0x17” [7,5:4], Table 112, “Register 0x18” [3,1:0], and Table 135, “Register 0x2F” [1:0]) do not apply and PMIC will assert PWR\_GOOD output signal regardless of the setting in mask registers. The PMIC still updates the status registers appropriately when any event occurs. When masked, the host is expected to read the status registers periodically to learn if any of the event has occurred or not. The host can mask or un-mask each event individually. The host can mask or un-mask at any time in programmable mode. In secure mode of operation, the mask registers are locked.

**Table 109 — Register 0x15**

R15			
Bits	Attribute	Default	Description
7:6	RV	0	R15 [7:6]: Reserved
5	RW	1	R15 [5]: MASK_SWA_OUTPUT_POWER_GOOD_STATUS Mask SWA Output Power Good Status Event <sup>1</sup> . 0 = Do Not Mask SWA Output Power Good Status Event 1 = Mask SWA Output Power Good Status Event
4	RV	0	R15 [4]: Reserved
3	RW	1	R15 [3]: MASK_SWB_OUTPUT_POWER_GOOD_STATUS Mask SWB Output Power Good Status Event <sup>1,2</sup> . 0 = Do Not Mask SWB Output Power Good Status Event 1 = Mask SWB Output Power Good Status Event
2	RW	1	R15 [2]: MASK_SWC_OUTPUT_POWER_GOOD_STATUS Mask SWC Output Power Good Status Event <sup>1</sup> . 0 = Do Not Mask SWC Output Power Good Status Event 1 = Mask SWC Output Power Good Status Event
1	RV	0	R15 [1]: Reserved
0	RW	0	R15 [0]: MASK_VIN_BULK_INPUT_OVER_VOLTAGE_STATUS Mask VIN_Bulk Input Supply Over Voltage Status Event <sup>3</sup> . 0 = Do Not Mask VIN_Bulk Input Supply Over Voltage Status Event 1 = Mask VIN_Bulk Input Supply Over Voltage Status Event

NOTE 1 Not assert GSI\_n or assert PWR\_GOOD output signal.  
 NOTE 2 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’.  
 NOTE 3 Not assert GSI\_n output signal.

### 7.2.7.3 Mask Registers (cont'd)

**Table 110 — Register 0x16**

<b>R16</b>			
<b>Bits</b>	<b>Attribute</b>	<b>Default</b>	<b>Description</b>
7	RW	0	R16 [7]: MASK_PMIC_HIGH_TEMP_WARNING_STATUS Mask PMIC High Temperature Warning Status Event. 0 = Do Not Mask PMIC High Temperature Warning Status Event 1 = Mask PMIC High Temperature Warning Status Event <sup>1</sup>
6	RV	0	R16 [6]: Reserved
5	RW	1	R16 [5]: MASK_VOUT_1.8V_OUTPUT_POWER_GOOD_STATUS Mask VOUT_1.8V Output Power Good Status Event. 0 = Do Not Mask 1.8V Output Power Good Status Event 1 = Mask 1.8V Output Power Good Status Event <sup>2</sup>
4	RV	0	R16 [4]: Reserved
3	RW	0	R16 [3]: MASK_SWA_HIGH_OUTPUT_CURRENT_CONSUMPTION_WARNING_STATUS Mask Switch Node A High Output Current Consumption Warning Status Event. 0 = Do Not Mask Switch Node A Output Current Consumption Warning Status Event 1 = Mask Switch Node A Output Current Consumption Warning Status Event <sup>1</sup>
2	RV	0	R16 [2]: Reserved
1	RW	0	R16 [1]: MASK_SWB_HIGH_OUTPUT_CURRENT_CONSUMPTION_WARNING_STATUS Mask Switch Node B High Output Current Consumption Warning Status Event <sup>3</sup> . 0 = Do Not Mask Switch Node B Output Current Consumption Warning Status Event 1 = Mask Switch Node B Output Current Consumption Warning Status Event <sup>1</sup>
0	RW	0	R16 [0]: MASK_SWC_HIGH_OUTPUT_CURRENT_CONSUMPTION_WARNING_STATUS Mask Switch Node C High Output Current Consumption Warning Status Event. 0 = Do Not Mask Switch Node C Output Current Consumption Warning Status Event 1 = Mask Switch Node C Output Current Consumption Warning Status Event <sup>1</sup>
NOTE 1 Not assert GSI_n output signal.			
NOTE 2 Not assert GSI_n or assert PWR_GOOD output signal.			
NOTE 3 This register is applicable regardless of the setting in Table 164, “Register 0x4F” [0].			

### 7.2.7.3 Mask Registers (cont'd)

Table 111 — Register 0x17

R17			
Bits	Attribute	Default	Description
7	RW	0	R17 [7]: MASK_SWA_OUTPUT_OVER_VOLTAGE_STATUS Mask Switch Node A Output Over Voltage Status Event. 0 = Do Not Mask Switch Node A Output Over Voltage Status Event 1 = Mask Switch Node A Output Over Voltage Status Event <sup>1</sup>
6	RV	0	R17 [6]: Reserved
5	RW	0	R17 [5]: MASK_SWB_OUTPUT_OVER_VOLTAGE_STATUS Mask Switch Node B Output Over Voltage Status Event <sup>2</sup> . 0 = Do Not Mask Switch Node B Output Over Voltage Status Event 1 = Mask Switch Node B Output Over Voltage Status Event <sup>1</sup>
4	RW	0	R17 [4]: MASK_SWC_OUTPUT_OVER_VOLTAGE_STATUS Mask Switch Node C Output Over Voltage Status Event. 0 = Do Not Mask Switch Node C Output Over Voltage Status Event 1 = Mask Switch Node C Output Over Voltage Status Event <sup>1</sup>
3	RW	0	R17 [3]: MASK_PEC_ERROR_STATUS Mask PEC Error Event for GSI_n output Only <sup>3</sup> 0 = Do Not Mask PEC Error Status Event 1 = Mask PEC Error Status
2	RW	0	R17 [2]: MASK_PARITY_ERROR_STATUS Mask Parity Error Event for GSL_n output Only <sup>4</sup> 0 = Do Not Mask Parity Error Status Event 1 = Mask Parity Error Status
1:0	RV	0	R17 [1:0]: Reserved

NOTE 1 Not assert GSI\_n output signal.

NOTE 2 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’.

NOTE 3 Only applicable when PMIC is in I3C Basic Mode. This Mask register only masks the GSI\_n output. Does not apply to IBI.

NOTE 4 Applicable when PMIC is in I3C Basic Mode or for supported CCC in I<sup>2</sup>C mode. This Mask register only masks the GSI\_n output. Does not apply to IBI.

### 7.2.7.3 Mask Registers (cont'd)

Table 112 — Register 0x18

R18			
Bits	Attribute	Default	Description
7	RW	0	R18 [7]: MASK_SWA_OUTPUT_CURRENT_LIMITER_WARNING_STATUS Mask Switch Node A Output Current Limiter Warning Status Event. 0 = Do Not Mask Switch Node A Output Current Limiter Warning Status Event 1 = Mask Switch Node A Output Current Limiter Warning Status Event <sup>1</sup>
6	RV	0	R18 [6]: Reserved
5	RW	0	R18 [5]: MASK_SWB_OUTPUT_CURRENT_LIMITER_WARNING_STATUS Mask Switch Node B Output Current Limiter Warning Status Event <sup>2</sup> . 0 = Do Not Mask Switch Node B Output Current Limiter Warning Status Event 1 = Mask Switch Node B Output Current Limiter Warning Status Event <sup>1</sup>
4	RW	0	R18 [4]: MASK_SWC_OUTPUT_CURRENT_LIMITER_WARNING_STATUS Mask Switch Node C Output Current Limiter Warning Status Event. 0 = Do Not Mask Switch Node C Output Current Limiter Warning Status Event 1 = Mask Switch Node C Output Current Limiter Warning Status Event <sup>1</sup>
3	RW	0	R18 [3]: MASK_SWA_OUTPUT_UNDER_VOLTAGE_LOCKOUT_STATUS Mask Switch Node A Output Under Voltage Lockout Status Event. 0 = Do Not Mask Switch Node A Output Under Voltage Lockout Status Event 1 = Mask Switch Node A Output Under Voltage Lockout Status Event <sup>1</sup>
2	RV	0	R18 [2]: Reserved
1	RW	0	R18 [1]: MASK_SWB_OUTPUT_UNDER_VOLTAGE_LOCKOUT_STATUS Mask Switch Node B Output Under Voltage Lockout Status Event <sup>3</sup> . 0 = Do Not Mask Switch Node B Output Under Voltage Lockout Status Event 1 = Mask Switch Node B Output Under Voltage Lockout Status Event <sup>1</sup>
0	RW	0	R18 [0]: MASK_SWC_OUTPUT_UNDER_VOLTAGE_LOCKOUT_STATUS Mask Switch Node C Output Under Voltage Lockout Status Event. 0 = Do Not Mask Switch Node C Output Under Voltage Lockout Status Event 1 = Mask Switch Node C Output Under Voltage Lockout Status Event <sup>1</sup>
NOTE 1 Not assert GSI_n output signal.			
NOTE 2 This register is applicable regardless of the setting in Table 164, “Register 0x4F” [0].			
NOTE 3 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’.			

Table 113 — Register 0x19

R19			
Bits	Attribute	Default	Description
7:3	RV	0	R19 [7:3]: Reserved
2	RW	1	R19 [2]: MASK_VOUT_1.0V_OUTPUT_POWER_GOOD_STATUS Mask VOUT_1.0V Output Power Good Status Event. 0 = Do Not Mask 1.0V Output Power Good Status Event 1 = Mask 1.0V Output Power Good Status Event <sup>1</sup>
1:0	RV	0	R19 [1:0]: Reserved
NOTE 1 Not assert GSI_n or POWER_GOOD output signal.			

#### 7.2.7.4 Threshold Registers

Table 114 — Register 0x1A

R1A			
Bits	Attribute	Default	Description
7:5	RV	0	R1A [7:5]: Reserved
4	RW	0	R1A [4]: QUIESCENT_STATE_EN PMIC Quiescent State Entry Enable <sup>1</sup> 0 = Disable 1 = Enable <sup>2,3</sup>
3	RV	0	R1A [3]: Reserved
2	RW	0	R1A [2]: VOUT_1.8V_POWER_GOOD_THRESHOLD_VOLTAGE VOUT 1.8V LDO Output Threshold Voltage for Power Good Status 0 = 1.6 V 1 = Reserved
1	RW	0	R1A [1]: OUTPUT_POWER_SELECT Switch Regulator Output Power Select <sup>4</sup> 0 = Report individual power for each rail in R0C, R0E, and R0F 1 = Report total power of each rail in R0C <sup>5</sup>
0	RW	0	R1A [0]: VOUT_1.0V_POWER_GOOD_THRESHOLD_VOLTAGE VOUT 1.0V LDO Output Threshold Voltage for Power Good Status 0 = -10% from the setting in Table 166, “Register 0x51” [2:1] 1 = -15% from the setting in Table 166, “Register 0x51” [2:1]

NOTE 1 This bit must be configured before issuing VR Enable command.

NOTE 2 VR Disable command (VR\_EN pin transition to low or Table 138, “Register 0x32” [7] = ‘0’ (in programmable mode only)) puts PMIC in Quiescent state.

NOTE 3 Simultaneous usage of programmable mode (i.e., Table 135, “Register 0x2F” [2] = ‘1’), PWR\_GOOD as IO (i.e., Table 138, “Register 0x32” [5] = ‘1’) and P1 State Enable (i.e., Table 114, “Register 0x1A” [4] = ‘1’) is considered an illegal configuration when VR\_EN pin is intended to be used; otherwise it is a valid configuration if VR\_EN command is used on I<sup>2</sup>C/I3C Basic bus.

NOTE 4 This register is only applicable if Table 115, “Register 0x1B” [6] = ‘1’.

NOTE 5 Host should only read Table 100, “Register 0x0C” [7:0] for total power. The register contents of Table 102, “Register 0x0E” and Table 103, “Register 0x0F” may not be valid.

### 7.2.7.4 Threshold Registers (cont'd)

Table 115 — Register 0x1B

R1B			
Bits	Attribute	Default	Description
7	RW	0	R1B [7]: VIN_BULK_OVER_VOLTAGE_THRESHOLD VIN_Bulk Input Over Voltage Threshold Setting For GSI_n Assertion 0 = 5.8 V to 6 V (Varies across vendors) 1 = Reserved
6	RW	0	R1B [6]: CURRENT_OR_POWER_METER_SELECT PMIC Output Regulator Measurement - Current or Power Meter 0 = Report Current Measurements in registers. <sup>1</sup> 1 = Report Power Measurements in registers <sup>1</sup>
5	RV	0	R1B [5]: Reserved
4	RW	0	R1B [4]: GLOBAL_PWR_GOOD_PIN_STATUS_MASK Global Mask PWR_GOOD Output Pin <sup>2</sup> 0 = Not Masked 1 = Masked
3	RW	0	R1B [3]: GSI_N_PIN_ENABLE Enable GSI_n Pin <sup>3</sup> 0 = Disable GSI_n Pin 1 = Enable GSI_n Pin
2:0	RW	101	R1B [2:0]: PMIC_HIGH_TEMPERATURE_WARNING_THRESHOLD PMIC High Temperature Warning Threshold <sup>4</sup> 000 = Reserved 001 = PMIC temperature $\geq$ 85 °C 010 = PMIC temperature $\geq$ 95 °C 011 = PMIC temperature $\geq$ 105 °C 100 = PMIC temperature $\geq$ 115 °C 101 = PMIC temperature $\geq$ 125 °C 110 = PMIC temperature $\geq$ 135 °C 111 = Reserved

NOTE 1 Table 100, “Register 0x0C” [7:0], Table 102, “Register 0x0E” [5:0], Table 103, “Register 0x0F”[5:0].

NOTE 2 Mask POWER\_GOOD output signal for all appropriate register bits in Table 109, “Register 0x15” [5,3:2,0], Table 110, “Register 0x16” [7,5,3,1:0], Table 111, “Register 0x17” [7,5:4], Table 112, “Register 0x18” [7,5:3,1:0], and Table 113, “Register 0x19” [3:2]. Mask Register Control Table 135, “Register 0x2F” [1:0] still applies when Global PWR\_GOOD output Mask register is set to ‘1’.

NOTE 3 This register can be used as Global Mask Function for GSI\_n pin. If disabled, this masks GSI\_n output signal for all register bits in Table 109, “Register 0x15” [5,3,2:0], Table 110, “Register 0x16” [7,5,3,1:0], Table 111, “Register 0x17” [7,5:4], Table 112, “Register 0x18” [7,5:3,1:0], and Table 113, “Register 0x19” [3:2].

NOTE 4 The tolerance of the temperature warning threshold is  $\pm 5$  °C from the selected setting.

#### 7.2.7.4 Threshold Registers (cont'd)

Table 116 — Register 0x1C

R1C			
Bits	Attribute	Default	Description
7:2	RW	011000	R1C [7:2]: SWA_OUTPUT_HIGH_CURRENT_CONSUMPTION_WARNING_THRESHOLD Switch Node A Output High Current Consumption Warning Threshold 000000 = Un-defined 000001 => 0.125 A 000010 => 0.25 A 000011 => 0.375 A 000100 => 0.5 A or 000101 => 0.625 A 000110 => 0.75 A 000111 => 0.875 A 001000 => 1.0 A 001001 => 1.125 A ... ... 010111 => 2.875 A 011000 => 3.0 A 011001 => 3.125 A ... ... 110111 => 6.875 A 111000 => 7.0 A 111001 => 7.125 A 111010 => 7.25 A 111011 => 7.375 A 111100 => 7.5 A 111101 => 7.625 A 111110 => 7.75 A 111111 => 7.875 A
1:0	RV	0	R1C [1:0]: Reserved

Table 117 — Register 0x1D

R1D			
Bits	Attribute	Default	Description
7:0	RV	0	R1D [7:0]: Reserved

#### 7.2.7.4 Threshold Registers (cont'd)

Table 118 — Register 0x1E

R1E			
Bits	Attribute	Default	Description
7:2	RW	011000	<p>R1E [7:2]:          SWB_OUTPUT_HIGH_CURRENT_CONSUMPTION_WARNING_THRESHOLD          Switch Node B Output High Current Consumption Warning Threshold<sup>1</sup></p> <p>000000 = Un-defined          000001 =&gt; 0.125 A          000010 =&gt; 0.25 A          000011 =&gt; 0.375 A          000100 =&gt; 0.5 A or          000101 =&gt; 0.625 A          000110 =&gt; 0.75 A          000111 =&gt; 0.875 A          001000 =&gt; 1.0 A          001001 =&gt; 1.125 A          ...          ...          010111 =&gt; 2.875 A          011000 =&gt; 3.0 A          011001 =&gt; 3.125 A          ...          ...          110111 =&gt; 6.875 A          111000 =&gt; 7.0 A          111001 =&gt; 7.125 A          111010 =&gt; 7.25 A          111011 =&gt; 7.375 A          111100 =&gt; 7.5 A          111101 =&gt; 7.625 A          111110 =&gt; 7.75 A          111111 =&gt; 7.875 A</p>
1:0	RV	0	R1E [1:0]: Reserved

NOTE 1 This register is applicable regardless of the setting in Table 164, “Register 0x4F”[0]. For dual phase operation, this register should be configured identically as Table 116, “Register 0x1C” [7:2].

#### 7.2.7.4 Threshold Registers (cont'd)

Table 119 — Register 0x1F

R1F			
Bits	Attribute	Default	Description
7:2	RW	011000	<p>R1F [7:2]:  <b>SWC_OUTPUT_HIGH_CURRENT_CONSUMPTION_WARNING_THRESHOLD</b>          Switch Node C Output High Current Consumption Warning Threshold</p> <p>000000 = Un-defined          000001 =&gt; 0.125 A          000010 =&gt; 0.25 A          000011 =&gt; 0.375 A          000100 =&gt; 0.5 A or          000101 =&gt; 0.625 A          000110 =&gt; 0.75 A          000111 =&gt; 0.875 A          001000 =&gt; 1.0 A          001001 =&gt; 1.125 A          ...          ...          010111 =&gt; 2.875 A          011000 =&gt; 3.0 A          011001 =&gt; 3.125 A          ...          ...          110111 =&gt; 6.875 A          111000 =&gt; 7.0 A          111001 =&gt; 7.125 A          111010 =&gt; 7.25 A          111011 =&gt; 7.375 A          111100 =&gt; 7.5 A          111101 =&gt; 7.625 A          111110 =&gt; 7.75 A          111111 =&gt; 7.875 A</p>
1:0	RV	0	R1F [1:0]: Reserved

#### 7.2.7.4 Threshold Registers (cont'd)

Table 120 — Register 0x20

R20 <sup>1</sup>			
Bits	Attribute	Default	Description
7:6	RW	0	R20 [7:6]: SWA_OUTPUT_CURRENT_LIMITER_WARNING_THRESHOLD_SETTING For COT Mode, Ivalley_limit: 00 = 3.0 A 01 = 3.5 A 10 = 4.0 A 11 = Reserved
5:4	RV	0	R20 [5:4]: Reserved
3:2	RW	0	R20 [3:2]: SWB_OUTPUT_CURRENT_LIMITER_WARNING_THRESHOLD_SETTING For COT Mode, Ivalley_limit <sup>2</sup> : 00 = 3.0 A 01 = 3.5 A 10 = 4.0 A 11 = Reserved
1:0	RW	0	R20 [1:0]: SWC_OUTPUT_CURRENT_LIMITER_WARNING_THRESHOLD_SETTING For COT Mode, Ivalley_limit: 00 = 0.5 A 01 = 1.0 A 10 = Reserved 11 = Reserved

NOTE 1 At first power on, this register is automatically configured identically by PMIC on its own as Table 165, "Register 0x50".

NOTE 2 This register is applicable regardless of the setting in Table 164, "Register 0x4F"[0]. For dual phase operation, this register should be configured identically as Table 120, "Register 0x20" [7:6].

#### 7.2.7.4 Threshold Registers (cont'd)

Table 121 — Register 0x21

R21 <sup>1,2</sup>			
Bits	Attribute	Default	Description
7:1	RW	011 1100	<p>R21 [7:1]: SWA_VOLTAGE_SETTING            Switch Node A Output Regulator Voltage Setting<sup>3,4</sup>            000 0000 = 800 mV            000 0001 = 805 mV            000 0010 = 810 mV            ...            011 1100 = 1100 mV            ...            111 1101 = 1425 mV            111 1110 = 1430 mV            111 1111 = 1435 mV</p>
0	RW	0	<p>R21 [0]:            SWA_POWER_GOOD_THRESHOLD_LOW_SIDE_VOLTAGE_SETTING            Switch Node A Output Threshold Low Side Voltage For Power Good Status            0 = -5% from the setting in Table 121, “Register 0x21” [7:1]            1 = -7.5% from the setting in Table 121, “Register 0x21” [7:1]</p>

NOTE 1 At first power on, this register is automatically configured identically by PMIC on its own as Table 154, “Register 0x45”.

NOTE 2 If required, the host must update the settings in register Table 121, “Register 0x21” [0], Table 122, “Register 0x22” [7:2], and Table 120, “Register 0x20” [7:6] first prior to updating the settings in the register Table 121, “Register 0x21” [7:1].

NOTE 3 PMIC guarantees efficiency spec and all electrical characteristics spec within a range of 1050 mV to 1160 mV.

NOTE 4 After VR is enabled, the host may update this register to any new setting that it may desire. However to prevent false error trigger, the PMIC internally will increment the SWA output voltage setting by 5 mV at a time. The time it takes for PMIC to adjust the output voltage is 5  $\mu$ s for each 5 mV increment. The host must wait sufficient time for PMIC to adjust to final value. As an example, if host adjusts the output voltage by 50 mV from the original value, the host must wait minimum of 50  $\mu$ s before PMIC can guarantee the new output voltage. During this time, PMIC masks the PWR\_GOOD output signal assertion to prevent any artificial error due to the crossing of the output voltage threshold setting. However, PMIC does assert PWR\_GOOD output signal if there is any abnormal issues that triggers VR Disable command as described in Table 28. Further, PMIC does monitor PWR\_GOOD input signal and executes power off config sequence registers if it is registered low when Table 138, “Register 0x32” [5] = ‘1’.

### 7.2.7.4 Threshold Registers (cont'd)

**Table 122 — Register 0x22**

R22 <sup>1,2</sup>			
Bits	Attribute	Default	Description
7:6	RW	01	R22 [7:6]: SWA_POWER_GOOD_THRESHOLD_HIGH_SIDE_VOLTAGE_SETTING Switch Node A Output Threshold High Side Voltage For Power Good Status 00 = +5% from the setting in Table 121, “Register 0x21” [7:1] 01 = +7.5% from the setting in Table 121, “Register 0x21” [7:1] 10 = +10% from the setting in Table 121, “Register 0x21” [7:1] 11 = Reserved
5:4	RW	10	R22 [5:4]: SWA_OVER_VOLTAGE_THRESHOLD_SETTING Switch Node A Output Regulator Threshold For Over Voltage Status <sup>3</sup> 00 = +7.5% from the setting in Table 121, “Register 0x21” [7:1] 01 = +10% from the setting in Table 121, “Register 0x21” [7:1] 10 = +12.5% from the setting in Table 121, “Register 0x21” [7:1] 11 = Reserved
3:2	RW	00	R22 [3:2]: SWA_UNDER_VOLTAGE_LOCKOUT_THRESHOLD_SETTING Switch Node A Output Regulator Threshold For Under Voltage Lockout Status 00 = -10% from the setting in Table 121, “Register 0x21” [7:1] 01 = -12.5% from the setting in Table 121, “Register 0x21” [7:1] 10 = Reserved 11 = Reserved
1:0	RW	00	R22 [1:0]: SWA_OUTPUT_SOFT_STOP_TIME SWA Output Regulator Soft Stop Time After VR Disable <sup>4</sup> 00 = 0.5 ms 01 = 1 ms 10 = 2 ms 11 = 4 ms

NOTE 1 At first power on, this register is automatically configured identically by PMIC on its own as Table 155, “Register 0x46”.

NOTE 2 If required, the host must update the setting in register Table 121, “Register 0x21” [0], Table 122, “Register 0x22” [7:2], and Table 120, “Register 0x20” [7:6] first prior to updating the settings in the register Table 121, “Register 0x21” [7:1].

NOTE 3 The setting for the Over Voltage must be higher than Power Good High Side Voltage threshold in Table 122, “Register 0x22”[7:6].

NOTE 4 This is the time it takes for buck regulator to go from steady state voltage to 0 V.

**Table 123 — Register 0x23**

R23			
Bits	Attribute	Default	Description
7:0	RV	0	R23 [7:0]: Reserved

**Table 124 — Register 0x24**

R24			
Bits	Attribute	Default	Description
7:0	RV	0	R24 [7:0]: Reserved

#### 7.2.7.4 Threshold Registers (cont'd)

Table 125 — Register 0x25

R25 <sup>1,2</sup>			
Bits	Attribute	Default	Description
7:1	RW	011 1100	<p>R25 [7:1]: SWB_VOLTAGE_SETTING            Switch Node B Output Regulator Voltage Setting<sup>3,4,5</sup>            000 0000 = 800 mV            000 0001 = 805 mV            000 0010 = 810 mV            ...            011 1100 = 1100 mV            ...            111 1101 = 1425 mV            111 1110 = 1430 mV            111 1111 = 1435 mV</p>
0	RW	0	<p>R25 [0]:            SWB_POWER_GOOD_THRESHOLD_LOW_SIDE_VOLTAGE_SETTING            Switch Node B Output Threshold Low Side Voltage For Power Good Status            0 = -5% from the setting in Table 125, “Register 0x25” [7:1]            1 = -7.5% from the setting in Table 125, “Register 0x25” [7:1]</p>

NOTE 1 At first power on, this register is automatically configured identically by PMIC on its own as Table 158, “Register 0x49”.

NOTE 2 If required, the host must update the settings in register Table 125, “Register 0x25” [0], Table 126, “Register 0x26” [7:2], and Table 120, “Register 0x20” [3:2] first prior to updating the settings in the register Table 125, “Register 0x25” [7:1].

NOTE 3 PMIC guarantees efficiency spec and all electrical characteristics spec within a range of 1050 mV to 1160 mV.

NOTE 4 After VR is enabled, the host may update this register to any new setting that it may desire. However to prevent false error trigger, the PMIC internally will increment the SWB output voltage setting by 5 mV at a time. The time it takes for PMIC to adjust the output voltage is 5  $\mu$ s for each 5 mV increment. The host must wait sufficient time for PMIC to adjust to final value. As an example, if host adjusts the output voltage by 50 mV from the original value, the host must wait minimum of 50  $\mu$ s before PMIC can guarantee the new output voltage. During this time, PMIC masks the PWR\_GOOD output signal assertion to prevent any artificial error due to the crossing of the output voltage threshold setting. However, PMIC does assert PWR\_GOOD output signal if there is any abnormal issues that triggers VR Disable command as described in Table 28. Further, PMIC does monitor PWR\_GOOD input signal and executes power off config sequence registers if it is registered low when Table 138, “Register 0x32” [5] = ‘1’.

NOTE 5 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’.

### 7.2.7.4 Threshold Registers (cont'd)

Table 126 — Register 0x26

R26 <sup>1,2</sup>			
Bits	Attribute	Default	Description
7:6	RW	01	R26 [7:6]: SWB_POWER_GOOD_THRESHOLD_HIGH_SIDE_VOLTAGE_SETTING Switch Node B Output Threshold High Side Voltage For Power Good Status 00 = +5% from the setting in Table 125, “Register 0x25” [7:1] 01 = +7.5% from the setting in Table 125, “Register 0x25” [7:1] 10 = +10% from the setting in Table 125, “Register 0x25” [7:1] 11 = Reserved
5:4	RW	10	R26 [5:4]: SWB_OVER_VOLTAGE_THRESHOLD_SETTING Switch Node B Output Regulator Threshold For Over Voltage Status <sup>3</sup> 00 = +7.5% from the setting in Table 125, “Register 0x25” [7:1] 01 = +10% from the setting in Table 125, “Register 0x25” [7:1] 10 = +12.5% from the setting in Table 125, “Register 0x25” [7:1] 11 = Reserved
3:2	RW	00	R26 [3:2]: SWB_UNDER_VOLTAGE_LOCKOUT_THRESHOLD_SETTING Switch Node B Output Regulator Threshold For Under Voltage Lockout Status 00 = -10% from the setting in Table 125, “Register 0x25” [7:1] 01 = -12.5% from the setting in Table 125, “Register 0x25” [7:1] 10 = Reserved 11 = Reserved
1:0	RW	00	R26 [1:0]: SWB_OUTPUT_SOFT_STOP_TIME SWB Output Regulator Soft Stop Time After VR Disable <sup>4</sup> 00 = 0.5 ms 01 = 1 ms 10 = 2 ms 11 = 4 ms

NOTE 1 At first power on, this register is automatically configured identically by PMIC on its own as Table 159, “Register 0x4A”.

NOTE 2 If required, the host must update the settings in register Table 125, “Register 0x25” [0], Table 126, “Register 0x26” [7:2], and Table 120, “Register 0x20” [3:2] first prior to updating the settings in the register Table 125, “Register 0x25” [7:1].

NOTE 3 The setting for the Over Voltage must be higher than Power Good High Side Voltage threshold in Table 126, “Register 0x26”[7:6].

NOTE 4 This is the time it takes for buck regulator to go from steady state voltage to 0 V.

#### 7.2.7.4 Threshold Registers (cont'd)

Table 127 — Register 0x27

R27 <sup>1,2</sup>			
Bits	Attribute	Default	Description
7:1	RW	011 1100	<p>R27 [7:1]: SWC_VOLTAGE_SETTING            Switch Node C Output Regulator Voltage Setting<sup>3,4</sup>            000 0000 = 1500 mV            000 0001 = 1505 mV            000 0010 = 1510 mV            ...            011 1100 = 1800 mV            ...            111 1101 = 2125 mV            111 1110 = 2130 mV            111 1111 = 2135 mV</p>
0	RW	0	<p>R27 [0]:            SWC_POWER_GOOD_THRESHOLD_LOW_SIDE_VOLTAGE_SETTING            Switch Node C Output Threshold Low Side Voltage For Power Good Status            0 = -5% from the setting in Table 127, “Register 0x27” [7:1]            1 = -7.5% from the setting in Table 127, “Register 0x27” [7:1]</p>

NOTE 1 At first power on, this register is automatically configured identically by PMIC on its own as Table 160, “Register 0x4B”.

NOTE 2 If required, the host must update the settings in register Table 127, “Register 0x27” [0], Table 128, “Register 0x28” [7:2], and Table 120, “Register 0x20” [1:0] first prior to updating the settings in the register Table 127, “Register 0x27” [7:1].

NOTE 3 PMIC guarantees efficiency spec and all electrical characteristics spec within a range of 1750 mV to 1850 mV.

NOTE 4 After VR is enabled, the host may update this register to any new setting that it may desire. However to prevent false error trigger, the PMIC internally will increment the SWC output voltage setting by 5 mV at a time. The time it takes for PMIC to adjust the output voltage is 5  $\mu$ s for each 5 mV increment. The host must wait sufficient time for PMIC to adjust to final value. As an example, if host adjusts the output voltage by 50 mV from the original value, the host must wait minimum of 50  $\mu$ s before PMIC can guarantee the new output voltage. During this time, PMIC masks the PWR\_GOOD output signal assertion to prevent any artificial error due to the crossing of the output voltage threshold setting. However, PMIC does assert PWR\_GOOD output signal if there is any abnormal issues that triggers VR Disable command as described in Table 28. Further, PMIC does monitor PWR\_GOOD input signal and executes power off config sequence registers if it is registered low when Table 138, “Register 0x32” [5] = ‘1’.

### 7.2.7.4 Threshold Registers (cont'd)

Table 128 — Register 0x28

R28 <sup>1,2</sup>			
Bits	Attribute	Default	Description
7:6	RW	01	R28 [7:6]: SWC_POWER_GOOD_THRESHOLD_HIGH_SIDE_VOLTAGE_SETTING Switch Node C Output Threshold High Side Voltage For Power Good Status 00 = +5% from the setting in Table 127, “Register 0x27” [7:1] 01 = +7.5% from the setting in Table 127, “Register 0x27” [7:1] 10 = +10% from the setting in Table 127, “Register 0x27” [7:1] 11 = Reserved
5:4	RW	10	R28 [5:4]: SWC_OVER_VOLTAGE_THRESHOLD_SETTING Switch Node C Output Regulator Threshold For Over Voltage Status <sup>3</sup> 00 = +7.5% from the setting in Table 127, “Register 0x27” [7:1] 01 = +10% from the setting in Table 127, “Register 0x27” [7:1] 10 = +12.5% from the setting in Table 127, “Register 0x27” [7:1] 11 = Reserved
3:2	RW	00	R28 [3:2]: SWC_UNDER_VOLTAGE_LOCKOUT_THRESHOLD_SETTING Switch Node C Output Regulator Threshold For Under Voltage Lockout Status 00 = -10% from the setting in Table 127, “Register 0x27” [7:1] 01 = -12.5% from the setting in Table 127, “Register 0x27” [7:1] 10 = Reserved 11 = Reserved
1:0	RW	00	R28 [1:0]: SWC_OUTPUT_SOFT_STOP_TIME SWC Output Regulator Soft Stop Time After VR Disable <sup>4</sup> 00 = 1 ms 01 = 2 ms 10 = 4 ms 11 = 8 ms

NOTE 1 At first power on, this register is automatically configured identically by PMIC on its own as Table 161, “Register 0x4C”.

NOTE 2 If required, the host must update the settings in register Table 127, “Register 0x27” [0], Table 128, “Register 0x28” [7:2], and Table 120, “Register 0x20” [1:0] first prior to updating the settings in the register Table 127, “Register 0x27” [7:1].

NOTE 3 The setting for the Over Voltage must be higher than Power Good High Side Voltage threshold in Table 128, “Register 0x28”[7:6].

NOTE 4 This is the time it takes for buck regulator to go from steady state voltage to 0 V.

Table 129 — Register 0x29

R29 <sup>1,2</sup>			
Bits	Attribute	Default	Description
7:6	RW	10	R29 [7:6]: SWA_MODE_SELECT Switch Node A Output Regulator Mode Selection 00 = Reserved 01 = Reserved 10 = COT; DCM (Constant on Time; Discontinuous Current Mode) 11 = COT; Forced CCM (Constant on Time; Continuous Current Mode)
5:4	RW	00	R29 [5:4]: SWA_SWITCHING_FREQ Switch Node A Output Regulator Switching Frequency 00 = 750 KHz 01 = Vendor Specific 10 = Vendor Specific 11 = Vendor Specific
3:0	RV	0	R29 [3:0]: Reserved

NOTE 1 At first power on, this register is automatically configured identically by PMIC on its own as Table 162, “Register 0x4D”.

NOTE 2 If required, the host must adjust this register first before issuing VR Enable command in Table 138, “Register 0x32” [7].

#### 7.2.7.4 Threshold Registers (cont'd)

Table 130 — Register 0x2A

R2A <sup>1,2</sup>			
Bits	Attribute	Default	Description
7:6	RW	10	R2A [7:6]: SWB_MODE_SELECT Switch Node B Output Regulator Mode Selection <sup>3</sup> 00 = Reserved 01 = Reserved 10 = COT; DCM (Constant on Time; Discontinuous Current Mode) 11 = COT; Forced CCM (Constant on Time; Continuous Current Mode)
5:4	RW	00	R2A [5:4]: SWB_SWITCHING_FREQ Switch Node B Output Regulator Switching Frequency <sup>3</sup> 00 = 750 KHz 01 = Vendor Specific 10 = Vendor Specific 11 = Vendor Specific
3:2	RW	10	R2A [3:2]: SWC_MODE_SELECT Switch Node C Output Regulator Mode Selection 00 = Reserved 01 = Reserved 10 = COT; DCM (Constant on Time; Discontinuous Current Mode) 11 = COT; Forced CCM (Constant on Time; Continuous Current Mode)
1:0	RW	01	R2A [1:0]: SWC_SWITCHING_FREQ Switch Node C Output Regulator Switching Frequency 00 = 750 KHz 01 = Vendor Specific 10 = Vendor Specific 11 = Vendor Specific

NOTE 1 At first power on, this register is automatically configured identically by PMIC on its own as Table 163, “Register 0x4E”.

NOTE 2 If required, the host must adjust this register first before issuing VR Enable command in Table 138, “Register 0x32” [7].

NOTE 3 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’.

### 7.2.7.4 Threshold Registers (cont'd)

Table 131 — Register 0x2B

R2B <sup>1,2</sup>			
Bits	Attribute	Default	Description
7:6	RW	01	R2B [7:6]: VOUT_1.8V_VOLTAGE_SETTING VOUT 1.8 V LDO Output Voltage Setting <sup>3</sup> 00 = 1.7 V 01 = 1.8 V 10 = 1.9 V 11 = 2.0 V
4	RV	0	R2B [5:3]: Reserved
2:1	RW	01	R2B [2:1]: VOUT_1.0V_VOLTAGE_SETTING VOUT 1.0 V LDO Voltage Setting <sup>4</sup> 00 = 0.9 V 01 = 1.0 V 10 = 1.1 V 11 = 1.2 V
0	RV	0	R2B [0]: Reserved

NOTE 1 At first power on, this register is automatically configured identically by PMIC on its own as Table 166, “Register 0x51”.

NOTE 2 If required, the host must adjust this register first before issuing VR Enable command in Table 138, “Register 0x32” [7]. The host must also wait minimum of 5 µs after the adjustment before issuing VR Enable command.

NOTE 3 The VOUT\_1.8V Power Good threshold in register Table 114, “Register 0x1A” [2] is always fixed regardless of the setting in this register.

NOTE 4 If required, the host must adjust this register one step at a time (0.1 V increment or decrement) to prevent false trigger of power good status and PWR\_GOOD pin assertion. In other words, host should not increment or decrement 0.2 V or 0.3 V from its current setting.

Table 132 — Register 0x2C

R2C <sup>1,2</sup>			
Bits	Attribute	Default	Description
7:5	RW	001	R2C [7:5]: SWA_OUTPUT_SOFT_START_TIME SWA Output Regulator Soft Start Time After VR Enable <sup>3</sup> 000 = 1 ms 001 = 2 ms 010 = 4 ms 011 = 6 ms ... 111 = 14 ms
4:0	RV	0	R2C [4:0]: Reserved

NOTE 1 At first power on, this register is automatically configured identically by PMIC on its own as Table 171, “Register 0x5D”.

NOTE 2 If required, the host must adjust this register first before issuing VR Enable command in Table 138, “Register 0x32” [7].

NOTE 3 This is the time it takes for buck regulator to go from 0 V to steady state voltage (the actual voltage varies based on pre-programmed voltage).

#### 7.2.7.4 Threshold Registers (cont'd)

Table 133 — Register 0x2D

R2D <sup>1,2</sup>			
Bits	Attribute	Default	Description
7:5	RW	001	R2D [7:5]: SWB_OUTPUT_SOFT_START_TIME SWB Output Regulator Soft Start Time After VR Enable <sup>3,4</sup> 000 = 1 ms 001 = 2 ms 010 = 4 ms 011 = 6 ms ... 111 = 14 ms
4	RV	0	R2D [4]: Reserved
3:1	RW	001	R2D [3:1]: SWC_OUTPUT_SOFT_START_TIME SWC Output Regulator Soft Start Time After VR Enable <sup>3</sup> 000 = 1 ms 001 = 2 ms 010 = 4 ms 011 = 6 ms ... 111 = 14 ms
0	RW	0	R2D [0]: Reserved
NOTE 1 At first power on, this register is automatically configured identically by PMIC on its own as Table 172, "Register 0x5E".			
NOTE 2 If required, the host must adjust this register first before issuing VR Enable command in Table 138, "Register 0x32" [7].			
NOTE 3 This is the time it takes for buck regulator to go from 0 V to steady state voltage (the actual voltage varies based on pre-programmed voltage)			
NOTE 4 Only applicable if Table 164, "Register 0x4F" [0] = '0'.			

Table 134 — Register 0x2E

R2E			
Bits	Attribute	Default	Description
7:3	RV	0	R2E [7:3]: Reserved
2:0	RW	100	R2E [2:0]: PMIC_SHUTDOWN_TEMPERATURE_THRESHOLD PMIC Shutdown Temperature Threshold 000 = PMIC Temperature $\geq$ 105 °C 001 = PMIC Temperature $\geq$ 115 °C 010 = PMIC Temperature $\geq$ 125 °C 011 = PMIC Temperature $\geq$ 135 °C 100 = PMIC Temperature $\geq$ 145 °C 101 = Reserved 110 = Reserved 111 = Reserved

### 7.2.7.4 Threshold Registers (cont'd)

Table 135 — Register 0x2F

R2F			
Bits	Attribute	Default	Description
7	RV	0	R2F [7]: Reserved
6	RW	0	R2F [6]: SWA_REGULATOR_CONTROL Disable SWA Regulator Output <sup>1,2</sup> 0 = Disable Switch Node A Output Regulator 1 = Enable Switch Node A Output Regulator
5	RV	0	R2F [5]: Reserved
4	RW	0	R2F [4]: SWB_REGULATOR_CONTROL Disable SWB Regulator Output <sup>1,2,3</sup> 0 = Disable Switch Node B Output Regulator 1 = Enable Switch Node B Output Regulator
3	RW	0	R2F [3]: SWC_REGULATOR_CONTROL Disable SWC Regulator Output <sup>1,2</sup> 0 = Disable Switch Node C Output Regulator 1 = Enable Switch Node C Output Regulator
2	RW	0	R2F [2]: SECURE_MODE PMIC Mode Operation 0 = Secure Mode Operation <sup>4,5</sup> 1 = Programmable Mode Operation
1:0	RW	10	R2F [1:0]: MASK_BITS_REGISTER_CONTROL Mask Bits Register Control <sup>6</sup> 00 = Mask GSI_n Signal Only (PWR_GOOD Signal will assert) 01 = Mask PWR_GOOD Signal Only (GSI_n Signal will assert) 10 = Mask GSI_n and PWR_GOOD Signals (neither PWR_GOOD assert or GSI_n signal will assert) 11 = Reserved
NOTE 1 This bit must be used only after power up sequence (after VR Enable command). At first power up, PMIC automatically updates the status of this register to '1' after VR Enable command. When VR Enable command is registered, the PMIC updates this register based on Power On Sequence Configuration (0 to 2) setting. If enabled in Power On Sequence Configuration 0 to 2 registers, only then, under programmable mode of operation, the PMIC's output regulator can be disabled by clearing this bit and they can be re-enabled again by setting this bit. The PMIC does not alter its Power Good output signal and keeps it asserted High. If any regulator is not enabled in Power on Sequence Configuration 0 to 2, it cannot be enabled using this register. For example, if only SWA is enabled and SWB and SWC is not enabled in Table 149, "Register 0x40" [7:0] to Table 151, "Register 0x42" [7:0] then only SWA can be disabled and then re-enabled again but SWB and SWC cannot be enabled using Table 135, "Register 0x2F" [6:4:3].			
NOTE 2 In programmable mode, after VR enable command, if any output regulators are disabled by clearing Table 135, "Register 0x2F" [6:4:3] and then if host issues VR Disable command or PMIC internally triggers VR Disable command, the PMIC keeps the disabled output regulator in Table 135, "Register 0x2F" [6:4:3] off and remaining output regulators are disabled by following the Power Off Sequence Configuration 0 to 2 settings.			
NOTE 3 Only applicable if Table 164, "Register 0x4F" [0] = '0'.			
NOTE 4 This bit must be configured before issuing VR Enable command. If this bit is configured to '0', when PMIC registers VR Enable command, all registers bits starting Table 109, "Register 0x15" to Table 135, "Register 0x2F", Table 138, "Register 0x32" [7:5:0] in host region as well as Table 149, "Register 0x40" to Register 0x6F in the DIMM vendor region are secured and host cannot change unless the PMIC goes through power cycle.			
NOTE 5 Simultaneous usage of programmable mode (i.e., Table 135, "Register 0x2F" [2] = '1'), PWR_GOOD as IO (i.e., Table 138, "Register 0x32" [5] = '1') and P1 State Enable (i.e., Table 114, "Register 0x1A" [5] = '1') is considered an illegal configuration when VR_EN pin is intended to be used; otherwise it is a valid configuration if VR_EN command is used on I <sup>2</sup> C/I3C Basic bus..			
NOTE 6 Applies to Mask Registers Table 109, "Register 0x15" [5:3:2:0], Table 110, "Register 0x16" [7:5,3,1:0], Table 111, "Register 0x17" [7:5:2], Table 112, "Register 0x18" [7:5:3,1:0], Table 113, "Register 0x19" [2] when any one or more Mask registers are set to '1'. If all Mask registers are configured as '0', the setting in this register (Table 135, "Register 0x2F" [1:0]) does not matter.			

#### 7.2.7.4 Threshold Registers (cont'd)

Table 136 — Register 0x30

R30			
Bits	Attribute	Default	Description
7	RW	0	R30 [7]: ADC_ENABLE Enable ADC (Analog to Digital Conversion) 0 = Disable <sup>1</sup> 1 = Enable
6:3	RW	0	R30 [6:3]: ADC_SELECT Input Selection for ADC Readout <sup>2</sup> 0000 = SWA Output Voltage 0001 = Reserved 0010 = SWB Output Voltage <sup>3</sup> 0011 = SWC Output Voltage 0100 = Reserved 0101 = VIN_Bulk Input Voltage 0110 = Reserved 0111 = Reserved 1000 = VOUT_1.8V Output Voltage 1001 = VOUT_1.0V Output Voltage All other encodings are reserved.
2	RV	0	R30 [2]: Reserved
1:0	RW	0	R30 [1:0]: ADC_REGISTER_UPDATE_FREQUENCY ADC Current or Power Measurement Update Frequency <sup>4,5</sup> 00 = 1 ms 01 = 2 ms 10 = 4 ms 11 = 8 ms
NOTE 1 Disables the ADC function completely. Applies to voltage readout in Table 137, “Register 0x31” [7:0] as well as current or power readout in Table 100, “Register 0x0C” [7:0], Table 102, “Register 0x0E” [5:0] and Table 103, “Register 0x0F” [5:0]. Does not apply to thermal sensor temperature readout in Table 139, “Register 0x33” [7:5] as well as high temperature warning and critical temperature shutdown. NOTE 2 The host shall wait minimum of 9 ms delay after the input selection for ADC readout and the actual readout from Table 137, “Register 0x31” to get the latest reading. NOTE 3 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’. NOTE 4 For average output current or power measurement in registers Table 100, “Register 0x0C” [7:0], Table 102, “Register 0x0E” [5:0] and Table 103, “Register 0x0F” [5:0]. NOTE 5 This register represents how often the registers are updated. The internal sampling rate is vendor specific.			

#### 7.2.7.4 Threshold Registers (cont'd)

Table 137 — Register 0x31

R31			
Bits	Attribute	Default	Description
7:0	RO	0	<p>R31 [7:0]: ADC_READ</p> <p>ADC Output Voltage Reading<sup>1</sup>(Applies to SW[A:C], VOUT_1.8V, VOUT_1.0V)</p> <p>0000 0000 = Undefined</p> <p>0000 0001 = 15 mV</p> <p>0000 0010 = 30 mV</p> <p>..</p> <p>1111 1111 &gt; = 3825 mV</p> <p>ADC Output Voltage Reading<sup>2</sup> (Applies to VIN_Bulk Input Voltage)</p> <p>0000 0000 = Undefined</p> <p>0000 0001 = 70 mV</p> <p>0000 0010 = 140 mV</p> <p>..</p> <p>1111 1111 &gt; = 17850 mV</p>

NOTE 1 Only valid when Table 136, “Register 0x30” [6:3] = ‘0000’ or ‘0010’ or ‘0011’ or ‘0110’ or ‘1000’ or ‘1001’.

NOTE 2 Only valid when Table 136, “Register 0x30” [6:3] = ‘0101’.

#### 7.2.7.4 Threshold Registers (cont'd)

Table 138 — Register 0x32

R32			
Bits	Attribute	Default	Description
7	RW	0	R32 [7]: VR_ENABLE PMIC Enable <sup>1,2,3,4</sup> 0 = PMIC Disable 1 = PMIC Enable
6	RO	0	R32 [6]: MANAGEMENT_INTERFACE_SELECTION PMIC Management Bus Interface Protocol Selection <sup>5</sup> 0 = I <sup>2</sup> C Protocol (Max speed 1 MHz) 1 = I3C Basic Protocol
5	RW	0	R32 [5]: PWR_GOOD_IO_TYPE PMIC PWR_GOOD Output Signal Type <sup>6</sup> 0 = Output Only 1 = Input and Output <sup>7</sup>
4:3	RW	0	R32 [4:3]: PWR_GOOD_OUTPUT_SIGNAL_CONTROL PMIC PWR_GOOD Output Signal Control 0x = PMIC controls PWR_GOOD on its own based on internal status 10 = PWR_GOOD Output Low 11 = PWR_GOOD Output Floats <sup>8</sup>
2:0	RV	00	R32 [2:0]: Reserved

NOTE 1 The PMIC updates this bit when VR\_EN signal transition to high or when host issues VR Enable command over I<sup>2</sup>C/I3C Basic bus; whichever comes first. PMIC also updates this bit when VR\_EN signal transitions to low or when host issues VR Disable command over I<sup>2</sup>C/I3C Basic bus in programmable mode; whichever comes first. Further, PMIC updates this bit when PWR\_GOOD input is low (if Table 138, “Register 0x32” [5] = ‘1’) or when PMIC internally generates VR Disable command due to fault condition regardless of PMIC’s VR\_EN signal input status.

NOTE 2 After this bit is set to ‘1’, the PMIC executes Power On Sequence configuration 0 (Table 149, “Register 0x40”) to Power On Sequence configuration 2 (Table 151, “Register 0x42”) registers. At least one bit in Table 149, “Register 0x40” [6,4:3] must be set to ‘1’ to issue VR Enable (either with VR\_EN pin or over I<sup>2</sup>C/I3C Basic bus) command.

NOTE 3 The host shall ensure that prior to issuing VR Enable command, there is no pending IBI interrupt (i.e., Table 98, “Register 0x0A” [1] = ‘1’). After host issues VR Enable command (either with VR\_EN pin or over I<sup>2</sup>C/I3C Basic bus), the PMIC may NACK any I<sup>2</sup>C or I3C Basic bus transactions by host until tPMIC\_PWR\_GOOD\_OUT timing parameter is satisfied. The host shall not access any device specific registers or issue CCCs until tPMIC\_PWR\_GOOD\_Out parameter is satisfied. The PMIC device may request for an IBI during power up sequence (i.e., during tPMIC\_PWR\_GOOD\_Out time) if there is any event.

NOTE 4 An exception to this register is applied. When PMIC is operating in secure mode of operation and PWR\_GOOD input is low (if Table 138, “Register 0x32” [5] = ‘1’), the PMIC unlocks this register. The PMIC allows host to issue VR Enable command. After host issues VR Enable command, the PMIC re-locks this register.

NOTE 5 This register is automatically updated when SETASA CCC or RSTDAA CCC is registered by the PMIC device or when PMIC device goes through bus reset as described in Clause 6.17.13 regardless of whether PMIC is in secure mode or programmable mode of operation. This register can be read by the Host through normal Read operation but it cannot be written with normal write operation either in I<sup>2</sup>C mode or I3C Basic mode of operation. When this register is updated, it takes in effect when there is a next START operation (i.e., after STOP operation).

NOTE 6 This bit must be configured before issuing VR Enable command.

NOTE 7 Simultaneous usage of programmable mode (i.e., Table 135, “Register 0x2F” [2] = ‘1’), PWR\_GOOD as IO (i.e., Table 138, “Register 0x32” [5] = ‘1’) and P1 State Enable (i.e., Table 114, “Register 0x1A” [5] = ‘1’) is considered an illegal configuration when VR\_EN pin is intended to be used; otherwise it is a valid configuration if VR\_EN command is used on I<sup>2</sup>C/I3C Basic bus.

NOTE 8 When this encoding is set, the PMIC always floats the PWR\_GOOD output signal even when there is an internal VR Disable command due to fault condition.

#### 7.2.7.4 Threshold Registers (cont'd)

Table 139 — Register 0x33

R33			
Bits	Attribute	Default	Description
7:5	RO	0	R33 [7:5]: TEMPERATURE_MEASUREMENT PMIC Temperature <sup>1</sup> 000 = < 85 °C 001 = 85 °C 010 = 95 °C 011 = 105 °C 100 = 115 °C 101 = 125 °C 110 = 135 °C 111 = > 140 °C
4:3	RV	0	R33 [4:3]: Reserved
2	RO	0	R33 [2]: VOUT_1.0V_OUTPUT_POWER_GOOD_STATUS VOUT_1.0V LDO Output Power Good Status <sup>2</sup> 0 = Power Good 1 = Power Not Good
1:0	RV	0	R33 [1:0]: Reserved

NOTE 1 The accuracy of the temperature readout code is  $\pm 5$  °C.  
NOTE 2 This register is set when VOUT\_1.0V output drops below the threshold setting in register Table 114, “Register 0x1A” [0].

#### 7.2.7.4 Threshold Registers (cont'd)

Table 140 — Register 0x34

R34			
Bits	Attribute	Default	Description <sup>1</sup>
7	RO	0	R34 [7]: PEC_ENABLE Packet Error Code Enable <sup>2</sup> (Applicable Only if Table 138, “Register 0x32” [6] = ‘1’) 0 = Disable 1 = Enable
6	RO	0	R34 [6]: IBI_ENABLE In Band Interrupt Enable <sup>3</sup> (Applicable Only if Table 138, “Register 0x32” [6] = ‘1’) 0 = Disable 1 = Enable
5	RO	0	R34 [5]: PARITY_DISABLE T Bit Parity Code Disable <sup>2</sup> (Applicable Only if Table 138, “Register 0x32” [6] = ‘1’.) 0 = Enable 1 = Disable <sup>4</sup>
4	RV	0	R34 [4]: Reserved
3:1	RO	111	R34 [3:1]: HID_CODE PMIC’s 3-bit HID Code <sup>5</sup> 000 001 010 011 100 101 110 111
0	RV	0	R34 [0]: Reserved

NOTE 1 The write (or update) transaction to this register must be followed by STOP operation to allow PMIC device to update the setting.

NOTE 2 This register is automatically updated when RSTDAA CCC is registered by the PMIC device or when PMIC device goes through bus reset as described in clause 6.17.13. This register cannot be written by the Host through normal write operation either in I<sup>2</sup>C mode or I3C mode of operation. This register is updated with DEVCTRL CCC with RegMod = ‘0’ only. This register cannot be written with DEVCTRL CCC with RegMod = ‘1’.

NOTE 3 This register is automatically updated when ENEC CCC or DISEC CCC or RSTDAA CCC is registered by the PMIC device or when PMIC device goes through bus reset as described in Clause 6.17.13. This register can be read by the Host through normal Read operation but it cannot be written with normal write operation either in I<sup>2</sup>C mode or I3C mode of operation. This register cannot be written with DEVCTRL CCC with RegMod = ‘1’.

NOTE 4 When Parity function is disabled, the PMIC simply ignores the “T” bit information from the Host. The host may actually choose to compute the parity and send that information in “T” bit or simply drive static low or high in “T” bit.

NOTE 5 This register is updated when PMIC device receives SETHID CCC or when PMIC device goes through bus reset as described in clause 6.17.13. This register cannot be written with DEVCTRL CCC with RegMod = ‘1’.

### 7.2.7.5 Error Injection Registers

**Table 141 — Register 0x35**

<b>R35</b>			
<b>Bits</b>	<b>Attribute</b>	<b>Default</b>	<b>Description<sup>1,2</sup></b>
7	RW	0	R35 [7]: ERROR_INJECTION_ENABLE Error Injection Enable <sup>3</sup> 0 = Disable 1 = Enable
6:4	RW	0	R35 [6:4]: ERROR_INJECTION_RAIL_SELECTION Error Injection - Input Rail and Output Rail Selection <sup>4,5</sup> 000 = Undefined 001 = SWA Output Only 010 = Reserved 011 = SWB Output Only 100 = SWC Output Only 101 = VIN_Bulk Input Only 110 = Reserved 111 = Do Not Use
3	RW	0	R35 [3]: OVER_VOLTAGE_UNDER_VOLTAGE_SELECT Over Voltage or Under Voltage Selection for Bits [6:4] <sup>6</sup> 0 = Over Voltage 1 = Under Voltage <sup>7</sup>
2:0	RW	0	R35[2:0]: MISC_ERROR_INJECTION_TYPE Miscellaneous Error Injection Type <sup>8</sup> 000 = Undefined 001 = Reserved 010 = Critical Temperature Shutdown 011 = High Temperature Warning Threshold 100= VOUT_1.8V LDO Power Good 101 = High Current Consumption Warning <sup>9</sup> 110 = Reserved 111 = Current Limiter Warning <sup>9</sup>

NOTE 1 Refer to Clause 6.13 for error function usage model. The host can erase the error log registers (Table 92, “Register 0x04” to Table 92, “Register 0x04”) by writing 0x74 to Table 144, “Register 0x39”.

NOTE 2 To exit from Error Injection Mode, the PMIC must go through power cycle of VIN\_Bulk input supply.

NOTE 3 When error function is invoked by setting bit [7] = ‘1’, the setting of bits [6:4, 2:0] = ‘000 000’ is considered an illegal setting.

NOTE 4 This register Table 141, “Register 0x35” [6:4] is only applicable if Table 141, “Register 0x35” [2:0] is ‘000’. Any value other than ‘000’ in both Table 141, “Register 0x35” [6:4] and Table 141, “Register 0x35” [2:0] is considered an illegal setting and PMIC operation is not guaranteed.

NOTE 5 If dual phase regulator is selected, use SWA encoding to inject the error. Register bit [3] selects either over voltage or under voltage condition for the setting selected in this register

NOTE 6 This register Table 141, “Register 0x35” [3] is only applicable if bits [6:4] is anything other than ‘000’.

NOTE 7 The under voltage selection only applies to SWx output rails and VIN\_Bulk input.

NOTE 8 This register Table 141, “Register 0x35” [2:0] is only applicable if Table 141, “Register 0x35” [6:3] is ‘0000’. Any value other than ‘000’ in both Table 141, “Register 0x35” [6:4] and Table 141, “Register 0x35” [2:0] is considered an illegal setting and PMIC operation is not guaranteed.

NOTE 9 Applies to all enabled SWx output regulators at the same time.

### 7.2.7.6 Password Input and Command Code

Table 142 — Register 0x37

R37			
Bits	Attribute	Default	Description
7:0	WO	-	R37 [7:0]: DIMM_VENDOR_MEMORY_REGION_PASSWORD_LOWER_BYTE DIMM Vendor Memory Region (0x40 - 0x6F) Password - Lower Byte [7:0] = Code

Table 143 — Register 0x38

R38			
Bits	Attribute	Default	Description
7:0	WO	-	R38 [7:0]: DIMM_VENDOR_MEMORY_REGION_PASSWORD_UPPER_BYTE DIMM Vendor Memory Region (0x40 - 0x6F) Password - Upper Byte [7:0] = Code

Table 144 — Register 0x39

R39			
Bits	Attribute	Default	Description
7:0	RW	0x00	<p>R39 Codes: Host Region Codes: 0x74: Clear Registers R04 to R07, Erase MTP memory for R04 Register.</p> <p>DIMM Vendor Region (0x40 to 0x6F) Write Codes: 0x40: Unlock DIMM Vendor Region. Password needs to be present in R37 and R38 registers. 0x00: Lock DIMM Vendor Region. 0x80: Burn DIMM Vendor Region Password. New password needs to be present in R37 and R38. 0x81: Burn DIMM Vendor Region - 0x40 to 0x4F 0x82: Burn DIMM Vendor Region - 0x50 to 0x5F 0x85: Burn DIMM Vendor Region - 0x60 to 0x6F</p> <p>DIMM Vendor Region (0x40 to 0x6F) Read Codes: 0x5A: Burning is complete in DIMM Vendor region.</p>

### 7.2.7.6 Password Input and Command Code (cont'd)

**Table 145 — Register 0x3A**

<b>R3A</b>			
<b>Bits</b>	<b>Attribute</b>	<b>Default</b>	<b>Description<sup>1</sup></b>
7	RV	0	R3A [7]: Reserved
6	RW	0	R3A [6]: DEFAULT_READ_ADDRESS_POINTER_ENABLE Enable Default Address Read Pointer when PMIC sees STOP operation 0 = Disable Default Address Pointer (address pointer is set by Host) <sup>2</sup> 1 = Enable Default Address Pointer; Address selected by register bits [5:4] <sup>3</sup>
5:4	RW	0	R3A [5:4]: DEFAULT_READ_STARTING_ADDRESS Default Read Address Pointer Selection when PMIC sees STOP operation <sup>4</sup> 00 = R08 01 = R0C 10 = Reserved 11 = Reserved
3:2	RW	0	R3A [3:2]: BURST_LENGTH_FOR_READ_DEFAULT_ADDR_POINTER Burst Length (# of Bytes) to be transferred for Read Default Address Pointer Mode <sup>5</sup> 00 = 2 Bytes 01 = 4 Bytes 10 = Reserved 11 = 16 Bytes
1:0	RV	0	R3A [1:0]: Reserved
NOTE 1 The write (or update) transaction to this register must be followed by STOP operation to allow the PMIC device to update the setting.			
NOTE 2 The register setting in R3A [5:4] is a don't care.			
NOTE 3 This mode is only allowed when PEC function is disabled (i.e., register R34 [7] = '0').			
NOTE 4 This register is only applicable if R3A [6] = '1'.			
NOTE 5 This register is only applicable if R3A [6] = '1' and R34 [7] = '1'.			

**Table 146 — Register 0x3B**

<b>R3B</b>			
<b>Bits</b>	<b>Attribute</b>	<b>Default</b>	<b>Description</b>
7:6	RV	0	R3B [7:6]: Reserved
5:4	ROE	-	R3B [5:4]: REVISION_ID_MAJOR_STEPPING Major Revision Stepping 00 = Revision 1 01 = Revision 2 10 = Revision 3 11 = Revision 4
3:1	ROE	-	R3B [3:1]: REVISION_ID_MINOR_STEPPING Minor Revision Stepping 000 = Revision 0 001 = Revision 1 010 = Revision 2 011 = Revision 3 All other encodings are reserved.
0	RV	0	R3B [0]: Reserved

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 147 — Register 0x3C

R3C			
Bits	Attribute	Default	Description
7:0	ROE	-	R3C [7:0]: VENDOR_ID_BYTE0 Vendor Identification Register Byte 0.

Table 148 — Register 0x3D

R3D			
Bits	Attribute	Default	Description
7:0	ROE	-	R3D [7:0]: VENDOR_ID_BYTE1 Vendor Identification Register Byte 1.

Table 149 — Register 0x40

R40 <sup>1</sup>			
Bits	Attribute	Default	Description
7	RWPE	0	R40 [7]: POWER_ON_SEQUENCE_CONFIG0 PMIC Power On Sequence Config 0 <sup>2</sup> 0 = Do Not Execute Config 0 1 = Execute Config 0
6	RWPE	0	R40 [6]: POWER_ON_SEQUENCE_CONFIG0_SWA_ENABLE Enable Switch Node A Output Regulator 0 = Disable Switch Node A Output Regulator 1 = Enable Switch Node A Output Regulator
5	RV	0	R40 [5]: Reserved
4	RWPE	0	R40 [4]: POWER_ON_SEQUENCE_CONFIG0_SWB_ENABLE Enable Switch Node B Output Regulator <sup>3</sup> 0 = Disable Switch Node B Output Regulator 1 = Enable Switch Node B Output Regulator
3	RWPE	0	R40 [3]: POWER_ON_SEQUENCE_CONFIG0_SWC_ENABLE Enable Switch Node C Output Regulator. 0 = Disable Switch Node C Output Regulator 1 = Enable Switch Node C Output Regulator
2:0	RWPE	001	R40 [2:0]: POWER_ON_SEQUENCE_CONFIG0_IDLE Idle time after Power On Sequence Config 0 <sup>4</sup> 000 = 0 ms 001 = 2 ms 010 = 4 ms 011 = 6 ms 100 = 8 ms 101 = 10 ms 110 = 12 ms 111 = 24 ms

NOTE 1 If more than one configuration register is used for power on sequence, first register must start at Table 149, “Register 0x40” and it must go in sequential order to Table 151, “Register 0x42” to turn on all desired regulators. In other words, there must not be any gap of the register that is used for power on sequence.

NOTE 2 If bit [7] = ‘0’, bits [6,4:3] must be programmed as ‘000’. If bit [7] = ‘1’, at least one of the bits [6,4:3] must be programmed as ‘1’.

NOTE 3 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’. This bit is a don’t care when Table 164, “Register 0x4F” [0] = ‘1’.

NOTE 4 Idle time is the additional time after soft-start time expires. The PMIC waits sum of Soft Start time and Idle time before it executes the next power on sequence configuration register. If more than one regulators are enabled, the PMIC uses the largest value of the soft start time among the regulators that are enabled in this configuration register.

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 150 — Register 0x41

R41 <sup>1,2</sup>			
Bits	Attribute	Default	Description
7	RWPE	0	R41 [7]: POWER_ON_SEQUENCE_CONFIG1 PMIC Power On Sequence Config 1 0 = Do Not Execute Config <sup>3</sup> 1 = Execute Command 1
6	RWPE	0	R41 [6]: POWER_ON_SEQUENCE_CONFIG1_SWA_ENABLE Enable Switch Node A Output Regulator. 0 = Disable Switch Node A Output Regulator 1 = Enable Switch Node A Output Regulator
5	RV	0	R41 [5]: Reserved
4	RWPE	0	R41 [4]: POWER_ON_SEQUENCE_CONFIG1_SWB_ENABLE Enable Switch Node B Output Regulator <sup>4</sup> 0 = Disable Switch Node B Output Regulator 1 = Enable Switch Node B Output Regulator
3	RWPE	0	R41 [3]: POWER_ON_SEQUENCE_CONFIG1_SWC_ENABLE Enable Switch Node C Output Regulator. 0 = Disable Switch Node C Output Regulator 1 = Enable Switch Node C Output Regulator
2:0	RWPE	001	R41 [2:0]: POWER_ON_SEQUENCE_CONFIG1_IDLE Idle time after Power On Sequence Config 1 <sup>5</sup> 000 = 0 ms 001 = 2 ms 010 = 4 ms 011 = 6 ms 100 = 8 ms 101 = 10 ms 110 = 12 ms 111 = 24 ms

NOTE 1 If any regulators are enabled in Table 149, “Register 0x40” [6:3], those regulators must be configured as ‘1’ in this sequence.

NOTE 2 If more than one configuration register is used for power on sequence, first register must start at Table 149, “Register 0x40” and it must go in sequential order to Table 151, “Register 0x42” to turn on all desired regulators. In other words, there must not be any gap of the register that is used for power on sequence.

NOTE 3 If bit [7] = ‘0’, bits [6:4:3] must be programmed as ‘000’. If bit [7] = ‘1’, at least one of the bits [6:4:3] must be programmed as ‘1’.

NOTE 4 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’. This bit is a don’t care when Table 164, “Register 0x4F” [0] = ‘1’.

NOTE 5 Idle time is the additional time after soft-start time expires. The PMIC waits sum of Soft Start time and Idle time before it executes the next power on sequence configuration register. If more than one regulators are enabled, the PMIC uses the largest value of the soft start time among the regulators that are enabled in this configuration register.

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 151 — Register 0x42

R42 <sup>1,2</sup>			
Bits	Attribute	Default	Description
7	RWPE	0	R42 [7]: POWER_ON_SEQUENCE_CONFIG2 PMIC Power On Sequence Config 2 <sup>3</sup> 0 = Do Not Execute Config 2 1 = Execute Config 2
6	RWPE	0	R42 [6]: POWER_ON_SEQUENCE_CONFIG2_SWA_ENABLE Enable Switch Node A Output Regulator. 0 = Disable Switch Node A Output Regulator 1 = Enable Switch Node A Output Regulator
5	RV	0	R42 [5]: Reserved
4	RWPE	0	R42 [4]: POWER_ON_SEQUENCE_CONFIG2_SWB_ENABLE Enable Switch Node B Output Regulator <sup>4</sup> 0 = Disable Switch Node B Output Regulator 1 = Enable Switch Node B Output Regulator
3	RWPE	0	R42 [3]: POWER_ON_SEQUENCE_CONFIG2_SWC_ENABLE Enable Switch Node C Output Regulator. 0 = Disable Switch Node C Output Regulator 1 = Enable Switch Node C Output Regulator
2:0	RWPE	001	R42 [2:0]: POWER_ON_SEQUENCE_CONFIG2_IDLE Idle time after Power On Sequence Config 2 <sup>5</sup> 000 = 0 ms 001 = 2 ms 010 = 4 ms 011 = 6 ms 100 = 8 ms 101 = 10 ms 110 = 12 ms 111 = 24 ms

NOTE 1 If any regulators are enabled in Table 149, “Register 0x40” [6:4:3] and Table 150, “Register 0x41” [6:4:3], those regulators must be configured as ‘1’ in this sequence.

NOTE 2 If more than one configuration register is used for power on sequence, first register must start at Table 149, “Register 0x40” and it must go in sequential order to Table 151, “Register 0x42” to turn on all desired regulators. In other words, there must not be any gap of the register that is used for power on sequence.

NOTE 3 If bit [7] = ‘0’, bits [6:4:3] must be programmed as ‘000’. If bit [7] = ‘1’, at least one of the bits [6:4:3] must be programmed as ‘1’.

NOTE 4 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’. This bit is a don’t care when Table 164, “Register 0x4F” [0] = ‘1’.

NOTE 5 Idle time is the additional time after soft-start time expires. The PMIC waits sum of Soft Start time and Idle time before it executes the next power on sequence configuration register. If more than one regulators are enabled, the PMIC uses the largest value of the soft start time among the regulators that are enabled in this configuration register.

Table 152 — Register 0x43

R43			
Bits	Attribute	Default	Description
7:0	RV	0	R43 [7:0]: Reserved

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 153 — Register 0x44

R44			
Bits	Attribute	Default	Description
7:0	RV	0	R44 [7:0]: Reserved

Table 154 — Register 0x45

R45			
Bits	Attribute	Default	Description
7:1	RWPE	011 1100	R45 [7:1]: SWA_VOLTAGE_SETTING Switch Node A Output Regulator Voltage Setting <sup>1</sup> 000 0000 = 800 mV 000 0001 = 805 mV 000 0010 = 810 mV ... 011 1100 = 1100 mV ... 111 1101 = 1425 mV 111 1110 = 1430 mV 111 1111 = 1435 mV
0	RWPE	0	R45 [1:0]: SWA_POWER_GOOD_THRESHOLD_LOW_SIDE_VOLTAGE_SETTING Switch Node A Output Threshold Low Side Voltage For Power Good Status 0 = - 5% from the setting in Table 154, “Register 0x45” [7:1] 1 = - 7.5% from the setting in Table 154, “Register 0x45” [7:1]

NOTE 1 PMIC guarantees efficiency spec and all electrical characteristics spec within a range of 1050 mV to 1160 mV.

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 155 — Register 0x46

R46			
Bits	Attribute	Default	Description
7:6	RWPE	01	R46 [7:6]: SWA_POWER_GOOD_THRESHOLD_HIGH_SIDE_VOLTAGE_SETTING Switch Node A Output Threshold High Side Voltage For Power Good Status 00 = +5% from the setting in Table 154, “Register 0x45” [7:1] 01 = +7.5% from the setting in Table 154, “Register 0x45” [7:1] 10 = +10% from the setting in Table 154, “Register 0x45” [7:1] 11 = Reserved
5:4	RWPE	10	R46 [5:4]: SWA_OVER_VOLTAGE_THRESHOLD_SETTING Switch Node A Output Regulator Threshold For Over Voltage Status <sup>1</sup> 00 = +7.5% from the setting in Table 154, “Register 0x45” [7:1] 01 = +10% from the setting in Table 154, “Register 0x45” [7:1] 10 = +12.5% from the setting in Table 154, “Register 0x45” [7:1] 11 = Reserved
3:2	RWPE	00	R46 [3:2]: SWA_UNDER_VOLTAGE_LOCKOUT_THRESHOLD_SETTING Switch Node A Output Regulator Threshold For Under Voltage Lockout Status 00 = -10% from the setting in Table 154, “Register 0x45” [7:1] 01 = -12.5% from the setting in Table 154, “Register 0x45” [7:1] 10 = Reserved 11 = Reserved
1:0	RWPE	00	R46 [1:0]: SWA_OUTPUT_SOFT_STOP_TIME SWA Output Regulator Soft Stop Time After VR Disable <sup>2</sup> 00 = 0.5 ms 01 = 1 ms 10 = 2 ms 11 = 4 ms
NOTE 1 The setting for the Over Voltage must be higher than Power Good High Side Voltage threshold in Table 155, “Register 0x46”[7:6].			
NOTE 2 This is the time it takes for buck regulator to go from steady state voltage to 0 V.			

Table 156 — Register 0x47

R47			
Bits	Attribute	Default	Description
7:0	RV	0	R47 [7:0]: Reserved

Table 157 — Register 0x48

R48			
Bits	Attribute	Default	Description
7:0	RV	0	R48 [7:0]: Reserved

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 158 — Register 0x49

R49			
Bits	Attribute	Default	Description
7:1	RWPE	011 1100	<p>R49 [7:1]: SWB_VOLTAGE_SETTING            Switch Node B Output Regulator Voltage Setting<sup>1</sup>            000 0000 = 800 mV            000 0001 = 805 mV            000 0010 = 810 mV            ...            011 1100 = 1100 mV            ...            111 1101 = 1425 mV            111 1110 = 1430 mV            111 1111 = 1435 mV</p>
0	RWPE	0	<p>R49 [0]:            SWB_POWER_GOOD_THRESHOLD_LOW_SIDE_VOLTAGE_SETTING            Switch Node B Output Threshold Low Side Voltage For Power Good Status            0 = -5% from the setting in Table 158, “Register 0x49” [7:1]            1 = -7.5 from the setting in Table 158, “Register 0x49” [7:1]</p>

NOTE 1 PMIC guarantees efficiency spec and all electrical characteristics spec within a range of 1050 mV to 1160 mV.

Table 159 — Register 0x4A

R4A			
Bits	Attribute	Default	Description <sup>1</sup>
7:6	RWPE	01	<p>R4A [7:6]: SWB_POWER_GOOD_THRESHOLD_HIGH_SIDE_VOLTAGE_SETTING            Switch Node B Output Threshold High Side Voltage For Power Good Status            00 = +5% from the setting in Table 158, “Register 0x49” [7:1]            01 = +7.5% from the setting in Table 158, “Register 0x49” [7:1]            10 = +10% from the setting in Table 158, “Register 0x49” [7:1]            11 = Reserved</p>
5:4	RWPE	10	<p>R4A [5:4]: SWB_OVER_VOLTAGE_THRESHOLD_SETTING            Switch Node B Output Regulator Threshold For Over Voltage Status<sup>2</sup>            00 = +7.5% from the setting in Table 158, “Register 0x49” [7:1]            01 = +10% from the setting in Table 158, “Register 0x49” [7:1]            10 = +12.5% from the setting in Table 158, “Register 0x49” [7:1]            11 = Reserved</p>
3:2	RWPE	00	<p>R4A [3:2]: SWB_UNDER_VOLTAGE_LOCKOUT_THRESHOLD_SETTING            Switch Node B Output Regulator Threshold For Under Voltage Lockout Status            00 = -10% from the setting in Table 158, “Register 0x49” [7:1]            01 = -12.5% from the setting in Table 158, “Register 0x49” [7:1]            10 = Reserved            11 = Reserved</p>
1:0	RWPE	00	<p>R4A [1:0]: SWB_OUTPUT_SOFT_STOP_TIME            SWB Output Regulator Soft Stop Time After VR Disable<sup>3</sup>            00 = 0.5 ms            01 = 1 ms            10 = 2 ms            11 = 4 ms</p>

NOTE 1 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’.

NOTE 2 The setting for the Over Voltage must be higher than Power Good High Side Voltage threshold in Table 159, “Register 0x4A”[7:6].

NOTE 3 This is the time it takes for buck regulator to go from steady state voltage to 0 V.

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 160 — Register 0x4B

R4B			
Bits	Attribute	Default	Description <sup>1</sup>
7:1	RWPE	011 1100	R4B [7:1]: SWC_VOLTAGE_SETTING Switch Node C Output Regulator Voltage Setting <sup>2</sup> 000 0000 = 1500 mV 000 0001 = 1505 mV 000 0010 = 1510 mV ... 011 1100 = 1800 mV ... 111 1101 = 2125 mV 111 1110 = 2130 mV 111 1111 = 2135 mV
0	RWPE	0	R4B [0]: SWC_POWER_GOOD_THRESHOLD_LOW_SIDE_VOLTAGE_SETTING Switch Node C Output Threshold Low Side Voltage For Power Good Status 0 = -5% from the setting in Table 160, “Register 0x4B” [7:1] 1 = -7.5% from the setting in Table 160, “Register 0x4B” [7:1]
NOTE 1 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’.			
NOTE 2 PMIC guarantees efficiency spec and all electrical characteristics spec within a range of 1750 mV to 1850 mV.			

Table 161 — Register 0x4C

R4C			
Bits	Attribute	Default	Description
7:6	RWPE	01	R4C [7:6]: SWC_POWER_GOOD_THRESHOLD_HIGH_SIDE_VOLTAGE_SETTING Switch Node C Output Threshold High Side Voltage For Power Good Status 00 = +5% from the setting in Table 160, “Register 0x4B” [7:1] 01 = +7.5% from the setting in Table 160, “Register 0x4B” [7:1] 10 = Reserved 11 = Reserved
5:4	RWPE	10	R4C [5:4]: SWC_OVER_VOLTAGE_THRESHOLD_SETTING Switch Node C Output Regulator Threshold For Over Voltage Status <sup>1</sup> 00 = +7.5% from the setting in Table 160, “Register 0x4B” [7:1] 01 = +10% from the setting in Table 160, “Register 0x4B” [7:1] 10 = +12.5% from the setting in Table 160, “Register 0x4B” [7:1] 11 = Reserved
3:2	RWPE	00	R4C [3:2]: SWC_UNDER_VOLTAGE_LOCKOUT_THRESHOLD_SETTING Switch Node C Output Regulator Threshold For Under Voltage Lockout Status 00 = -10% from the setting in Table 160, “Register 0x4B” [7:1] 01 = -12.5% from the setting in Table 160, “Register 0x4B” [7:1] 10 = Reserved 11 = Reserved
1:0	RWPE	00	R4C [1:0]: SWC_OUTPUT_SOFT_STOP_TIME SWC Output Regulator Soft Stop Time After VR Disable <sup>2</sup> 00 = 1 ms 01 = 2 ms 10 = 4 ms 11 = 8 ms
NOTE 1 The setting for the Over Voltage must be higher than Power Good High Side Voltage threshold in Table 161, “Register 0x4C”[7:6].			
NOTE 2 This is the time it takes for buck regulator to go from steady state voltage to 0 V.			

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 162 — Register 0x4D

R4D			
Bits	Attribute	Default	Description
7:6	RWPE	10	R4D [7:6]: SWA_MODE_SELECT Switch Node A Output Regulator Mode Selection 00 = Reserved 01 = Reserved 10 = COT; DCM (Constant on Time; Discontinuous Current Mode) 11 = COT; CCM (Constant on Time; Continuous Current Mode)
5:4	RWPE	00	R4D [5:4]: SWA_SWITCHING_FREQ Switch Node A Output Regulator Switching Frequency 00 = 750 KHz 01 = Vendor specific 10 = Vendor specific 11 = Vendor specific
3:0	RV	0	R4D [1:0]: Reserved

Table 163 — Register 0x4E

R4E			
Bits	Attribute	Default	Description
7:6	RWPE	10	R4E [7:6]: SWB_MODE_SELECT Switch Node B Output Regulator Mode Selection 00 = Reserved 01 = Reserved 10 = COT; DCM (Constant on Time; Discontinuous Current Mode) 11 = COT; CCM (Constant on Time; Continuous Current Mode)
5:4	RWPE	00	R4E [5:4]: SWB_SWITCHING_FREQ Switch Node B Output Regulator Switching Frequency <sup>1</sup> 00 = 750 KHz 01 = Vendor specific 10 = Vendor specific 11 = Vendor specific
3:2	RWPE	10	R4E [3:2]: SWC_MODE_SELECT Switch Node C Output Regulator Mode Selection 00 = Reserved 01 = Reserved 10 = COT; DCM (Constant on Time; Discontinuous Current Mode) 11 = COT; CCM (Constant on Time; Continuous Current Mode)
1:0	RWPE	00	R4E [1:0]: SWC_SWITCHING_FREQ Switch Node C Output Regulator Switching Frequency 00 = 750 KHz 01 = Vendor specific 10 = Vendor specific 11 = Vendor specific

NOTE 1 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’. This bit is a don’t care when Table 164, “Register 0x4F” [0] = ‘1’.

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 164 — Register 0x4F

R4F			
Bits	Attribute	Default	Description
7:1	RV	0	R4F [7:1]: Reserved
0	RWPE	0	R4F [0]: SWA_SWB_PHASE_MODE_SELECT Switch Node A and Switch Node B Phase Regulator Mode Selection. 0 = Single Phase Regulator Mode 1 = Dual Phase Regulator Mode

Table 165 — Register 0x50

R50			
Bits	Attribute	Default	Description
7:6	RWPE	0	R50 [7:6]: SWA_OUTPUT_CURRENT_LIMITER_WARNING_THRESHOLD_SETTING Switch Node A Output Current Limiter Warning Threshold Setting For COT Mode, Ivalley_limit: 00 = 3.0 A 01 = 3.5 A 10 = 4.0 A 11 = Reserved
5:4	RV	0	R50 [5:4]: Reserved
3:2	RWPE	0	R50 [3:2]: SWB_OUTPUT_CURRENT_LIMITER_WARNING_THRESHOLD_SETTING Switch Node B Output Current Limiter Warning Threshold Setting <sup>1</sup> For COT Mode, Ivalley_limit: 00 = 3.0 A 01 = 3.5 A 10 = 4.0 A 11 = Reserved
1:0	RWPE	0	R50 [1:0]: SWC_OUTPUT_CURRENT_LIMITER_WARNING_THRESHOLD_SETTING Switch Node C Output Current Limiter Warning Threshold Setting For COT Mode, Ivalley_limit: 00 = 0.5 A 01 = 1.0 A 10 = Reserved 11 = Reserved

NOTE 1 This register is applicable regardless of the setting in Table 164, "Register 0x4F"[0]. For dual phase operation, this register should be configured identically as Table 120, "Register 0x20" [7:6].

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 166 — Register 0x51

R51			
Bits	Attribute	Default	Description
7:6	RWPE	01	R51 [7:6]: VOUT_1.8V_VOLTAGE_SETTING VOUT 1.8 V LDO Output Voltage Setting <sup>1</sup> 00 = 1.7 V 01 = 1.8 V 10 = 1.9 V 11 = 2.0 V
5:3	RV	0	R51 [5:3]: Reserved
2:1	RWPE	01	R51 [2:1]: VOUT_1.0V_VOLTAGE_SETTING VOUT 1.0 V LDO Voltage Setting 00 = 0.9 V 01 = 1.0 V 10 = 1.1 V 11 = 1.2 V
0	RV	0	R51 [0]: Reserved

NOTE 1 The VOUT\_1.8V Power Good threshold in register Table 114, “Register 0x1A” [2] is always fixed regardless of the setting in this register.

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 167 — Register 0x58

R58 <sup>1</sup>			
Bits	Attribute	Default	Description
7	RWPE	0	R58 [7]: POWER_OFF_SEQUENCE_CONFIG0 PMIC Power Off Sequence Config 0 0 = Do Not Execute Config 0 <sup>2</sup> 1 = Execute Config 0
6	RWPE	0	R58 [6]: POWER_OFF_SEQUENCE_CONFIG0_SWA_DISABLE Disable Switch Node A Output Regulator. 0 = Do Not Disable Switch Node A Output Regulator 1 = Disable Switch Node A Output Regulator
5	RV	0	R58 [5]: Reserved
4	RWPE	0	R58 [4]: POWER_OFF_SEQUENCE_CONFIG0_SWB_DISABLE Disable Switch Node B Output Regulator <sup>3</sup> 0 = Do Not Disable Switch Node B Output Regulator 1 = Disable Switch Node B Output Regulator
3	RWPE	0	R58 [3]: POWER_OFF_SEQUENCE_CONFIG0_SWC_DISABLE Disable Switch Node C Output Regulator. 0 = Do Not Disable Switch Node C Output Regulator 1 = Disable Switch Node C Output Regulator
2:0	RWPE	0	R58 [2:0]: POWER_OFF_SEQUENCE_CONFIG0_IDLE Idle time after Power Off Sequence Config 0 <sup>4</sup> 000 = 0 ms 001 = 1 ms 010 = 2 ms 011 = 3 ms 100 = 4 ms 101 = 5 ms 110 = 6 ms 111 = 7 ms
NOTE 1 If more than one configuration register is used for power off sequence, first register must start at Table 167, "Register 0x58" and it must go in sequential order to Table 169, "Register 0x5A" to turn off all regulators. In other words, there must not be any gap of the register that is used for power off sequence. NOTE 2 If bit [7] = '0', bits [6:4:3] must be programmed as '000'. If bit [7] = '1', at least one of the bits [6:4:3] must be programmed as '1'. NOTE 3 Only applicable if Table 164, "Register 0x4F" [0] = '0'. This bit is a don't care when Table 164, "Register 0x4F" [0] = '1'. NOTE 4 Idle time is the additional time after soft-stop time expires. The PMIC waits sum of soft stop time and idle time before it executes the next power off sequence configuration register. If more than one regulators are disabled, the PMIC uses the largest value of the soft stop time among the regulators that are disabled in this configuration register.			

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 168 — Register 0x59

R59 <sup>1,2</sup>			
Bits	Attribute	Default	Description
7	RWPE	0	R59 [7]: POWER_OFF_SEQUENCE_CONFIG1 PMIC Power Off Sequence Config <sup>1,3</sup> 0 = Do Not Execute Config 1 1 = Execute Config 1
6	RWPE	0	R59 [6]: POWER_OFF_SEQUENCE_CONFIG1_SWA_DISABLE Disable Switch Node A Output Regulator. 0 = Do Not Disable Switch Node A Output Regulator 1 = Disable Switch Node A Output Regulator
5	RV	0	R59 [5]: Reserved
4	RWPE	0	R59 [4]: POWER_OFF_SEQUENCE_CONFIG1_SWB_DISABLE Disable Switch Node B Output Regulator <sup>4</sup> 0 = Do Not Disable Switch Node B Output Regulator 1 = Disable Switch Node B Output Regulator
3	RWPE	0	R59 [3]: POWER_OFF_SEQUENCE_CONFIG1_SWC_DISABLE Disable Switch Node C Output Regulator. 0 = Do Not Disable Switch Node C Output Regulator 1 = Disable Switch Node C Output Regulator
2:0	RWPE	0	R59 [2:0]: POWER_OFF_SEQUENCE_CONFIG1_IDLE Idle time after Power Off Sequence Config 1 <sup>5</sup> 000 = 0 ms 001 = 1 ms 010 = 2 ms 011 = 3 ms 100 = 4 ms 101 = 5 ms 110 = 6 ms 111 = 7 ms

NOTE 1 If any regulators are disabled in Table 167, “Register 0x58” [6.4.3], those regulators must be configured as ‘1’ in this sequence.

NOTE 2 If more than one configuration register is used for power off sequence, first register must start at Table 167, “Register 0x58” and it must go in sequential order to Table 169, “Register 0x5A” to turn off all regulators. In other words, there must not be any gap of the register that is used for power off sequence.

NOTE 3 If bit [7] = ‘0’, bits [6:4:3] must be programmed as ‘000’. If bit [7] = ‘1’, at least one of the bits [6:4:3] must be programmed as ‘1’.

NOTE 4 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’. This bit is a don’t care when Table 164, “Register 0x4F” [0] = ‘1’.

NOTE 5 Idle time is the additional time after soft-stop time expires. The PMIC waits sum of soft stop time and idle time before it executes the next power off sequence configuration register. If more than one regulators are disabled, the PMIC uses the largest value of the soft stop time among the regulators that are disabled in this configuration register.

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 169 — Register 0x5A

R5A <sup>1,2</sup>			
Bits	Attribute	Default	Description
7	RWPE	0	R5A [7]: POWER_OFF_SEQUENCE_CONFIG2 PMIC Power Off Sequence Config 2 <sup>3</sup> 0 = Do Not Execute Config 2 1 = Execute Config 2
6	RWPE	0	R5A [6]: POWER_OFF_SEQUENCE_CONFIG2_SWA_DISABLE Disable Switch Node A Output Regulator. 0 = Do Not Disable Switch Node A Output Regulator 1 = Disable Switch Node A Output Regulator
5	RV	0	R5A [5]: Reserved
4	RWPE	0	R5A [4]: POWER_OFF_SEQUENCE_CONFIG2_SWB_DISABLE Disable Switch Node B Output Regulator <sup>4</sup> 0 = Do Not Disable Switch Node B Output Regulator 1 = Disable Switch Node B Output Regulator
3	RWPE	0	R5A [3]: POWER_OFF_SEQUENCE_CONFIG2_SWC_DISABLE Disable Switch Node C Output Regulator. 0 = Do Not Disable Switch Node C Output Regulator 1 = Disable Switch Node C Output Regulator
2:0	RWPE	0	R5A [2:0]: POWER_OFF_SEQUENCE_CONFIG2_IDLE Idle time after Power Off Sequence Config 2 <sup>5</sup> 000 = 0 ms 001 = 1 ms 010 = 2 ms 011 = 3 ms 100 = 4 ms 101 = 5 ms 110 = 6 ms 111 = 7 ms

NOTE 1 If any regulators are disabled in Table 167, “Register 0x58” [6:4:3] and Table 168, “Register 0x59” [6:4:3], those regulators must be configured as ‘1’ in this sequence.

NOTE 2 If more than one configuration register is used for power off sequence, first register must start at Table 167, “Register 0x58” and it must go in sequential order to Table 169, “Register 0x5A” to turn off all regulators. In other words, there must not be any gap of the register that is used for power off sequence.

NOTE 3 If bit [7] = ‘0’, bits [6:4:3] must be programmed as ‘000’. If bit [7] = ‘1’, at least one of the bits [6:4:3] must be programmed as ‘1’.

NOTE 4 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’. This bit is a don’t care when Table 164, “Register 0x4F” [0] = ‘1’.

NOTE 5 Idle time is the additional time after soft-stop time expires. The PMIC waits sum of soft stop time and idle time before it executes the next power off sequence configuration register. If more than one regulators are disabled, the PMIC uses the largest value of the soft stop time among the regulators that are disabled in this configuration register.

Table 170 — Register 0x5B

R5B			
Bits	Attribute	Default	Description
7:0	RV	0	R5B [7:0]: Reserved

### 7.2.7.6 Password Input and Command Code (cont'd)

Table 171 — Register 0x5D

R5D			
Bits	Attribute	Default	Description
7:5	RWPE	001	R5D [7:5]: SWA_OUTPUT_SOFT_START_TIME SWA Output Regulator Soft Start Time After VR Enable <sup>1</sup> 000 = 1 ms 001 = 2 ms 010 = 4 ms 011 = 6 ms ... 111 = 14 ms
4:0	RV	0	R5D [4:0]: Reserved
NOTE 1 This is the time it takes for buck regulator to go from 0 V to steady state voltage (the actual voltage varies based on pre-programmed voltage).			

Table 172 — Register 0x5E

R5E			
Bits	Attribute	Default	Description
7:5	RWPE	001	R5E [7:5]: SWB_OUTPUT_SOFT_START_TIME SWB Output Regulator Soft Start Time After VR Enable <sup>1,2</sup> 000 = 1 ms 001 = 2 ms 010 = 4 ms 011 = 6 ms ... 111 = 14 ms
4	RV	0	R5E [4]: Reserved
3:1	RWPE	001	R5E [3:1]: SWC_OUTPUT_SOFT_START_TIME SWC Output Regulator Soft Start Time After VR Enable <sup>1</sup> 000 = 1 ms 001 = 2 ms 010 = 4 ms 011 = 6 ms ... 111 = 14 ms
0	RV	0	R5E [0]: Reserved
NOTE 1 This is the time it takes for buck regulator to go from 0 V to steady state voltage (the actual voltage varies based on pre-programmed voltage)			
NOTE 2 Only applicable if Table 164, “Register 0x4F” [0] = ‘0’. This bit is a don’t care when Table 164, “Register 0x4F” [0] = ‘1’.			



---

**Standard Improvement Form****JEDEC Standard JESD301-2**

The purpose of this form is to provide the Technical Committees of JEDEC with input from the industry regarding usage of the subject standard. Individuals or companies are invited to submit comments to JEDEC. All comments will be collected and dispersed to the appropriate committee(s).

If you can provide input, please complete this form and return to:

JEDEC  
Attn: Publications Department  
3103 North 10th Street  
Suite 240 South  
Arlington, VA 22201-2107

Fax: 703.907.7583

---

**1. I recommend changes to the following:**

Requirement, clause number \_\_\_\_\_

Test method number \_\_\_\_\_ Clause number \_\_\_\_\_

The referenced clause number has proven to be:

Unclear  Too Rigid  In Error

Other \_\_\_\_\_

---

**2. Recommendations for correction:**


---

**3. Other suggestions for document improvement:**


---

Submitted by

Name: \_\_\_\_\_

Phone: \_\_\_\_\_

Company: \_\_\_\_\_

E-mail: \_\_\_\_\_

Address: \_\_\_\_\_

Date: \_\_\_\_\_

City/State/Zip: \_\_\_\_\_

---



Monolithic Power Systems