





DDR5 SDRAM module I2C



DDR SDRAM modules are the memory sticks used in computers and laptops. DDR modules have a small EEPROM chip programmed with Serial Presence Detect (SPD) data. Motherboards use SPD data to configure DDR RAM and optimize performance.

DDR5 is the current latest DDR RAM standard. It has a much more complex SPD system than previous DDR versions, with integrated temperature monitoring and power management. We can use the Bus Pirate to learn about the DDR5 SPD system, and rescue modules with corrupted SPD data.

⚠️ If you only want to backup or restore the SPD data without all the technical details, skip to the [ddr5 command](#).



DDR1 to DDR4 modules had a simple I2C EEPROM chip that stored configuration information used by the motherboard. Aside from a little storage, the modules were pretty dumb. DDR5 has several new components that make it a much smarter, more active device.



gs, but it also does much more.

latile memory for storing SPD data

Temperature sensor with 4 levels of temperature alarms and error management features

Configures the PMIC (Power Management IC) that supplies power to the memory chips

I2C interface for reading and writing the SPD data

The **PMIC** (U_PMIC) is a sophisticated onboard power supply system for the RAM chips. In previous versions of DDR RAM the motherboard supplied all the voltages the memory chips need. The PMIC uses a single 5 volt supply to produce all the other voltages the memory chips use. The PMIC has much more control over the RAM power supply and quality, which decreases the effect of motherboard power supply noise on the memory chips. The PMIC also has an I2C interface.

Image source: [UnilC SCA08GU04M1F1C-48B UDIMM datasheet](#)

Resources

This demo was made possible by several resources:

UnilC [SCA08GU04M1F1C-48B UDIMM](#) and [SCA32GS13M1F1C-48B SODIMM](#) for DDR5 module pinout and connections

ABLIC [S-34HTS08AB](#) for the SPD hub interface and registers

[JEDEC JESD400-5C](#) for the SPD hub non-volatile memory organization and contents

Richtek [RTQ5119A](#) for PMIC interface and registers

Warning and Disclaimer


Follow this guide at your own risk. Don't experiment with expensive high capacity, high speed, overclocker-special DDR5. We picked up cheap 8GB sticks from an e-Waste recycler, and we don't care if they get damaged.

- ① THE SOFTWARE, HARDWARE, AND TUTORIAL ARE PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN



!ACT, TORT OR OTHERWISE, ARISING
IN CONNECTION WITH THE SOFTWARE,
TUTORIAL OR THE USE OR OTHER
DEALINGS IN THE SOFTWARE, HARDWARE, AND TUTORIAL.

Connections



DDR5 UDIMM (288 pins)	DDR5 SODIMM (262 pins)	Description
HSDA (5)	HSDA (6)	I2C Data (3.3volt) must be level shifted
HSCL (4)	HSCL (4)	I2C Clock (3.3volt) must be level shifted
PWR_EN(151)	PWR_EN (8)	Power Enable, connect to 3.3 volts
HSA (148)	HSA (2)	Host Sideband Address, connect to ground for address 0 (Offline Mode)
PWR_GOOD (147)	PWR_GOOD (7)	Power Good, optional (low for error)
BULK_VIN (3)	BULK_VIN (1)	Bulk Voltage Input, connect to 5 volts
GND (150)	GND(9)	Ground

We only need to connect a few pins to access the SPD hub on a DDR5 module. The rest of the pins are used for power, data, and control signals.

HSDA and **HSCL** are the I2C data and clock pins. While the DDR5 module is powered by 5 volts, the I2C pins must be no more than 3.3 volts. Use a level shifter to connect these pins if needed.

HSA sets the SPD and PMIC I2C address. Motherboards accept multiple DDR5 modules, so each module needs a unique I2C



DDR5 SDRAM module I2C | Bus Pirate Docs
resistor connected to the HSA pin sets the
base I2C address (0x50). When HSA is
the module goes into a special *offline*

service mode that allows us to change write protected portions
of the EEPROM.

PWR_EN enables the DDR5 module power supply when
connected to 3.3 volts.

PWR_GOOD is an open drain output signal from the PMIC. If the
power is stable this pin will float, but if the supply is interrupted it
will pull low. This might be useful for diagnosing a faulty DDR5
module power supply.

BULK_VIN is the single 5 volt power supply for the SDP hub and
PMIC. There are multiple **BULK_VIN** pins on a DDR5 module, but
only one needs to be connected to access the SPD hub.

GND is the ground pin. There are multiple GND pins on a DDR5
module, but only one needs to be connected to access the SPD
hub.

⚠ There are multiple **BULK_VIN** and **GND** pins on a DDR5
module, but only one of each needs to be connected to
access the SPD hub.

ⓘ The DDR5 HSDA and HSCL pins **must** be no more than 3.3
volts, but the DDR5 module is powered by 5 volts!


Use the DDR5 plank which has a 3.3 volt regulator and
level shifters for the I2C pins. The Bus Pirate VOUT
should be 5 volts, the plank takes care of the rest.

Bus Pirate VOUT set to 3.3 volts, power I2C pins **and**
BULK_VIN from the 3.3 volt VOUT supply. This seems to
work but the PWR_GOOD indicator will show a power
supply fault.

Bus Pirate VOUT at 3.3 volts to power the I2C pins,
power **BULK_VIN** from an external 5 volt supply. Don't
forget to connect the common ground pins of each
supply and the DDR5 module.

DDR5 adapter board





Soldering wires directly to a DDR5 module will probably render it unusable. Get a spare socket or adapter from your favorite supplier. Alternatively, the **DDR5 adapter plank** makes it easy to work with DDR5 UDIMM and SODIMM modules:

- 288 pin DDR5 UDIMM socket for standard desktop memory modules
- 262 pin DDR5 SODIMM socket for laptop memory modules
- Accepts a single 5 volt power supply
- A 3.3 volt regulator supplies the I2C and PWR_EN pins
- A level shifter ensures the I2C pins HSDA and HSCL are never more than 3.3 volts
- HSA is pulled to ground to put the module in offline mode
- PWR_GOOD is connected to an LED indicator that lights when the PMIC reports a voltage error

The DDR5 adapter plank is ready to use.

[Get Bus Pirate & Accessories](#)

Adapter Connections

Bus Pirate	DDR5 adapter plank	Description
VOUT	BULK_VIN	5 volt power supply for the DDR5 module
SDA (IO0)	HSDA	Level translated I2C Data
SCL (IO1)	HSCL	Level translated I2C Clock
GND	GND	Common ground for the DDR5



module and the Bus Pirate
the DDR5 adapter plank as shown above.
you need.

When inserting a DDR5 module into the adapter plank, **hold the bottom of the PCB with both hands and press the module firmly into the socket**. The retaining clips should click into place.

**⚠ Be sure to adequately support the bottom of the PCB.
Pressing without support will bend the PCB and break
solder joints.**

See it in action

```
HiZ> m i2c

Mode: I2C
I2C speed
1kHz to 1000kHz
x. Exit
kHz (400kHz*) > 400
```

1.Vout	2.IO0	3.IO1	4.IO2	5.IO3
OFF	-	-	-	-
0.0V	0.0V	0.0V	0.0V	0.0V



Bus Pirate [/dev/ttys0]

HiZ> m i2c

Mode: I2C

I2C speed

1kHz to 1000kHz

x. Exit

kHz (400kHz*) > 400

Clock stretching

1. OFF*

2. ON

x. Exit

OFF (1) > 1

I2C>

The DDR5 SPD hub uses the common and friendly **I2C interface**.
Speeds of 100kHz, 400kHz, and 1MHz are supported.

m i2c - change to **I2C mode**.

400 - configure I2C for **400kHz**.

1 - disable clock stretching.

Power supply

Bus Pirate [/dev/ttys0]

I2C> W 5

5.00V requested, closest value: 5.00V

300.0mA requested, closest value: 300.0mA

Power supply: Enabled

Vreg output: 5.0V, Vref/Vout pin: 5.0V, Current

I2C>



at BULK_VIN power supply, but remember HSCL must be no more than 3.3 volts.

We're using the DDR5 adapter plank which has a 3.3 volt regulator and level shifters for the I2C pins. The Bus Pirate VOUT should be 5 volts, the plank takes care of the rest.

W 5 - enable the **onboard power supply** at 5 volts.

- ⚠ Refer to the **power supply requirements** above to avoid damaging your DDR5 module. The DDR5 module is powered by 5 volts, but the I2C pins HSDA and HSCL must be no more than 3.3 volts.

Pull-up resistors

Bus Pirate [/dev/ttys0]

I2C> P

Pull-up resistors: Enabled (10K ohms @ 5.0V)

I2C>

I2C is an open collector output bus, the Bus Pirate and the SPD chip can only pull the line low to 0 (ground). A pull-up resistor is needed to pull the line high to 1 (5 volts). The Bus Pirate has built-in pull-up resistors that can be enabled with the **P** command.

P - Enable the **onboard pull-up resistors**.

- ⚠ Be sure to enable the pull-up resistors. The data line will never go high without them and you'll read only 0s.

I2C address scan

Table 4 HSA Pin Resistor Value and Corresponding HID Values

HSA Pin Connection	3-bit HID	Comment
10.0 kΩ to GND	000	
15.4 kΩ to GND	001	
23.2 kΩ to GND	010	
35.7 kΩ to GND	011	
54.9 kΩ to GND	100	
84.5 kΩ to GND	101	
127 kΩ to GND	110	
196 kΩ to GND	111	

1% Resistor



000	Offline Mode: Write protect override enabled.
-----	---

values and corresponding 3-bit HID for the SPD5 Hub device.

base I2C address of 0x50. Bits 3 to 1 of the address are set by the HSA pin, which is pulled low to ground in this demo (0b000). This gives us a final I2C address of 0x50 (0xA0 write, 0xA1 read).

Image source: ABLIC [S-34HTS08AB](#) datasheet.

```

Bus Pirate [/dev/ttys0]

I2C> scan
I2C address search:
0x48 (0x90 W) (0x91 R)
0x50 (0xA0 W) (0xA1 R)
0x7E (0xFC W)

Found 5 addresses, 2 W/R pairs.

I2C>

```

Let's see if we can find the I2C address with the I2C [address scan](#).

scan - Scan the I2C bus for devices

The scanner found an I2C device at address 0x50 (0xA0 write, 0xA1 read). That's the SPD hub chip. The second device at 0x48 (0x90 write, 0x91 read) is the [PMIC \(Power Management IC\)](#) that generates the voltages for the DDR5 memory chips.

- ⓘ If the scanner doesn't find the device, ensure the power supply is enabled **W 5** and the pull-up resistors are enabled **P**.

SPD Hub Memory Areas

Table 11 Read Command Data Packet, MR11[3] = 0

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N	Stop
S or Sr ¹	1	0	1	0	HID			W=0	A	
	MemReg	Blk Addr [0]			Address [5:0]				A	
Sr	1	0	1	0	HID		R=1	A ²	A	
			Data						A	
			...						A	
			Data					A	Sr or P	

The SPD hub has two different memory areas.



; of registers that control the SPD hub and
current temperature sensor reading.

Non-Volatile Memory - 1024 byte EEPROM that stores JEDEC
5118 standard SPD data such as the memory size, speed, and
timings.

Accessing the SPD hub follows the common I2C pattern of setting the address pointer, then reading or writing data. **Here's the trick:** the MemReg bit (bit 7) of the register address determines which memory area to access.

0b 0 xxxxxxxx - If MemReg is 0, the registers are accessed. The lower 7 bits select register byte 0-127.

0b 1 xxxxxxxx - If MemReg is 1, the EEPROM/NVM is accessed.

The lower 7 bits select byte 0-127 in the current NVM page (0-7).

- ⓘ Screenshots for the SPD hub IC sourced from ABLIC [S-34HTS08AB](#) datasheet.

SPD Hub Registers

1. Register Map

Table 72 Register Map

Register Name	Address (hex)	Attribute	Default (hex)	Description
MR0	0x00	ROE	0x51	Device Type MSB
MR1	0x01	ROE	0x18	Device Type LSB
MR2	0x02	ROE	0x20	Device Revision
MR3	0x03	ROE	0x80	Vendor ID Byte0
MR4	0x04	ROE	0xCD	Vendor ID Byte1
MR5	0x05	ROE	0x03	Device Capability
MR6	0x06	ROE	0x52	Device Write Recovery Time Capability
MR7 to MR10	0x07 to 0x0A	RV	0x00	Reserved
MR11	0x0B	RW	0x00	I ² C Legacy Mode Device Configuration
MR12	0x0C	RWE	0x00	Write Protection for NVM Blocks [7:0]
MR13	0x0D	RWE	0x00	Write Protection for NVM Blocks [15:8]
MR14	0x0E	RWE	0x00	Device Configuration - Host & Local Interface IO; DO NOT USE [4:0]
MR15 to MR17	0x0F to 0x11	RV	0x00	Reserved
MR18	0x12	RO, RW	0x00	Device Configuration
MR19	0x13	1O	0x00	Clear Register MR51 Temperature Status Command
MR20	0x14	1O	0x00	Clear Register MR52 Error Status Command
MR21 to MR25	0x15 to 0x19	RV	0x00	Reserved
MR26	0x1A	RW	0x00	TS Configuration
MR27	0x1B	1O, RO, RW	0x00	Interrupt Configurations
MR28	0x1C	RW	0x70	TS Temperature High Limit Configuration - Low Byte
MR29	0x1D	RW	0x03	TS Temperature High Limit Configuration - High Byte
MR30	0x1E	RW	0x00	TS Temperature Low Limit Configuration - Low Byte
MR31	0x1F	RW	0x00	TS Temperature Low Limit Configuration - High Byte
MR32	0x20	RW	0x50	TS Critical Temperature High Limit Configuration - Low Byte
MR33	0x21	RW	0x05	TS Critical Temperature High Limit Configuration - High Byte
MR34	0x22	RW	0x00	TS Critical Temperature Low Limit Configuration - Low Byte
MR35	0x23	RW	0x00	TS Critical Temperature Low Limit Configuration - High Byte
MR36	0x24	RW	0x01	TS Resolution register
MR37	0x25	RW	0x01	TS Hysteresis width register
MR38 to MR47	0x26 to 0x2F	RV	0x00	Reserved
MR48	0x30	RO	0x00	Device Status
MR49	0x31	RO	0x00	TS Current Sensed Temperature - Low Byte
MR50	0x32	RO	0x00	TS Current Sensed Temperature - High Byte
MR51	0x33	RO	0x00	TS Temperature Status
MR52	0x34	RO	0x00	Hub, Thermal and NVM Error Status
MR53	0x35	RO	0x00	Program abort register



the SPD hub. There's 128 bytes total, but a
or future use.

Bus Pirate [/dev/ttys0]

I2C> [0xa0 0b00000000 [0xa1 r:128]

I2C START

TX: 0xA0 ACK

TX: 0b00000000 ACK

I2C REPEATED START

TX: 0xA1 ACK

RX: 0x51 ACK 0x18 ACK 0x08 ACK 0x86 ACK 0x32 ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0xFF ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x70 ACK
 0x50 ACK 0x05 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
 0x04 ACK 0x64 ACK 0x01 ACK 0x00 ACK 0x00 ACK 0x00 ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK

I2C STOP

I2C>

We can dump all 128 bytes with a single I2C transaction. We'll start reading at address 0, with MemReg set to 0 to access the registers. The write and read command **must** be separated by an I2C repeated start, the address pointer will reset to 0 after any STOP bit.

[- I2C START bit

0xa0 - I2C address and write bit

0b00000000 - Register address pointer MemReg = 0 address



ART bit

`0xa1` - I2C address and read bit`r:128` - Read 128 bytes`]` - I2C STOP bit

Let's break it down and look at a few of the interesting registers.

Device Type

Register Name	Address (hex)	Attribute	Default (hex)	Description
MR0	0x00	ROE	0x51	Device Type MSB
MR1	0x01	ROE	0x18	Device Type LSB

Register 0 and 1 contain the device type, 0x5118 for SPD5 hub with temperature sensor. The designers were being cute - 5118 is the JEDEC standard number for DDR5 SPD hubs.

```

Bus Pirate [/dev/ttys0]

I2C> [ 0xa0 0x00 [ 0xa1 r:2 ]

I2C START
TX: 0xA0 ACK 0x00 ACK
I2C REPEATED START
TX: 0xA1 ACK
RX: 0x51 ACK 0x18 NACK
I2C STOP
I2C>

```

Reading two bytes starting at register 0 (0x00) gives us the device type.

`[0xa0 0x00 [0xa1 r:2]` - Read the first two registers.

The device type is 0x5118, we have a DDR5 SPD hub with temperature sensor.

Temperature Sensor

Hang on tight! Reading the temperature is quite the ride, **skip if you like.**

- 1 Read the temperature sensor resolution from register 36



ature from register 49 and 50 (0x31, 0x32).

round.

- 4 Multiply by the resolution multiplier.

Temperature Sensor Resolution

Table 101 Register MR36

Address: 0x24			
Description: TS Resolution register			
Bits	Attribute	Default	Detail
7:2	RV	0	MR36[7:2] Reserved
1:0	RW	01	MR36[1:0]: TS_RES These bits define temperature resolution. 00 = 9-bit temperature resolution (0.5°C resolution) $t_{CONV} \leq 34$ ms max 01 = 10-bit temperature resolution (0.25°C resolution) $t_{CONV} \leq 68$ ms max 10 = 11-bit temperature resolution (0.125°C resolution) $t_{CONV} \leq 136$ ms max 11 = 12-bit temperature resolution (0.0625°C resolution) $t_{CONV} \leq 136$ ms max

First we need to know the currently configured temperature sensor resolution. This is stored in register 36 (0x24).

Bus Pirate [/dev/ttys0]

I2C> [0xa0 0x24 [0xa1 r]

I2C START

TX: 0xA0 ACK 0x24 ACK

I2C REPEATED START

TX: 0xA1 ACK

RX: 0x00 NACK

I2C STOP

I2C>

[0xa0 0x24 [0xa1 r] - Read the temperature sensor resolution from register 36 (0x24).

Register 36 is currently 0x00, so each bit of the temperature reading is 0.5 degrees Celsius.

- ① Use the `= convert format command` to convert between number formats.

`= 0x01` = 0b01 (10-bit resolution, 0.25 celsius per bit)

`= 0x02` = 0b10 (11-bit resolution, 0.125 celsius per bit)



Change Temperature Sensor Resolution

⚠️ Is your default resolution something other than 9 bits? Let's change it to 9 bits so it matches this demo.

Bus Pirate [/dev/ttys0]

I2C> [0xa0 0x24 0b00]

I2C START

TX: 0xA0 ACK 0x24 ACK

TX: 0b00000000 ACK

I2C STOP

I2C>

Write 0b00 to register 36 (0x24) to set the temperature sensor resolution to 9 bits (0.5 degrees Celsius per bit).

[0xa0 0x24 0b00] - Write the temperature sensor resolution to register 36 (0x24).

You can repeat the [previous step](#) to verify the register is configured for 9 bits temperature sensing.

Read Temperature

Table 108 Register MR49

Address: 0x31			
Description: TS Current Sensed Temperature - Low Byte			
Bits	Attribute	Default	Detail
7:0	RO	0	MR49[7:0]: TS_SENSE_LOW "MR49" and "MR50" - 16 bit thermal registers return the most recent conversion of the thermal sensor. See Table 99 , "Thermal Register - Low Byte and High Byte".

Table 109 Register MR50

Address: 0x32			
Description: TS Current Sensed Temperature - High Byte			
Bits	Attribute	Default	Detail
7:0	RO	0	MR50[7:0]: TS_SENSE_HIGH "MR49" and "MR50" - 16 bit thermal registers return the most recent conversion of the thermal sensor. See Table 99 , "Thermal Register - Low Byte and High Byte".

Registers 49 and 50 (0x31, 0x32) contain the current temperature sensor measurement.



I2C> [0xa0 0x31 [0xa1 r:2]

I2C START

TX: 0xA0 ACK 0x31 ACK

I2C REPEATED START

TX: 0xA1 ACK

RX: 0x54 ACK 0x01 NACK

I2C STOP

I2C>

[0xa0 0x31 [0xa1 r:2] - Read the temperature from registers 49 and 50 (0x31, 0x32).

The raw temperature sensor reading is 0x54 0x01. Now we need to shift the bits around and multiply by the resolution multiplier to get the actual temperature in degrees Celsius.

Calculate Temperature

Table 102 TS_RES[1:0]= 00, 9-bit temperature resolution (0.5°C resolution)

Register	B7	B6	B5	B4	B3	B2	B1	B0
MRX	Low Byte	8	4	2	1	0.5		RV
MRX+1	High Byte		RV		Sign	128	64	32

A 9 bit sensor measurement is packed into the two register bytes as shown in the table.

Let's start with the low byte: 0x54 = 0b0101'0100.

0b 0101'0 000 - Bits 7 to 3 are the low bits of the temperature measurement.

0b0101'0 000 - Bits 2 to 0 are discarded

The lower bits of the temperature are 0b01010. Now let's do the high byte: 0x01 = 0b0000'0001.

0b 000 0'0001 - Bits 7 to 5 are discarded.

0b000 0'0001 - Bit 4 is the sign bit, 0 for positive, 1 for negative.

0b0000' 0001 - Bits 3 to 0 are the high bits of the temperature measurement.

Put it all together:



↳ four bits from the high byte.

↳ five bits from the low byte.

Converting from binary to decimal gives us $0b0'0010'1010 = 42$.

$$\text{Temp} = (\text{Multiplier} \times \text{value})$$

$$\text{Temp} = (0.5 \times \text{value})$$

$$\text{Temp} = (0.5 \times 42)$$

$$\text{Temp} = 21\text{c}$$

Multiply by the resolution multiplier of 0.5 degrees Celsius per bit to get 21 degrees Celsius. The sign bit is 0, so the temperature is a positive value.

EEPROM Block Protection Bits

- ⓘ The next three sections are SPD registers that control how the EEPROM/Non-Volatile Memory is configured.

MR12	0x0C	RWE	0x00	Write Protection for NVM Blocks [7:0]
MR13	0x0D	RWE	0x00	Write Protection for NVM Blocks [15:8]

The SPD EEPROM is made up of 16 block of 64 bytes each. Each block can be protected by setting the corresponding bit in register 12 and 13 from 0 to 1.

Bus Pirate [/dev/ttys0]

I2C> [0xa0 0x0c [0xa1 r:2]

I2C START

TX: 0xA0 ACK 0x0C ACK

I2C REPEATED START

TX: 0xA1 ACK

RX: 0xFF ACK 0x03 NACK

I2C STOP

I2C> = 0xff

=0xFF =255 =0b11111111

I2C> = 0x03

=0x03 =3 =0b00000011

I2C>



<0C, 0x0D) to see the current block protection configuration.

[0xa0 0x0c [0xa1 r:2]] - Read the block protection bits from registers 12 and 13 (0x0C, 0x0D).

The JEDEC standard directs that manufacturers protect blocks 0 to 9, though some don't lock 8 and 9.

0xFF = 0b1111'1111, blocks 7 to 0 are protected.

0x03 = 0b0000'0011, blocks 9 to 8 are protected.

To write protect additional blocks, set the corresponding bit in register 12 and 13 to 1. For example write 0xFF 0xFF to write protect all blocks. **Don't do this without first backing up the EEPROM!**

⚠ It is always possible to protect new blocks, but **write protection cannot be disabled (change 1 to 0)** unless the module is in offline mode, with the HSA pin connected to ground.

Device Status Register

MR48	0x30	RO	0x00	Device Status
------	------	----	------	---------------

The Device Status register (48, 0x30) has two especially useful bits.

Bus Pirate [/dev/ttys0]

I2C> [0xa0 0x30 [0xa1 r]]

I2C START

TX: 0xA0 ACK 0x30 ACK

I2C REPEATED START

TX: 0xA1 ACK

RX: 0x04 NACK

I2C STOP

I2C> = 0x04

=0x04 =4 =0b00000100

I2C>



`.1 r]` - Read the device status from

Device status is 0x04 = 0b0000'0100. Let's decipher the bits with the datasheet.

Table 107 Register MR48

Address: 0x30			
Description: Device Status			
Bits	Attribute	Default	Detail
7	RO	0	MR48[7]: IBI_STATUS Device Event In Band Interrupt Status 0 = No pending IBI 1 = Pending IBI
6:4	RV	0	MR48[6:4]: Reserved
3	RO	0	MR48[3]: WR_OP_STATUS Write Operation Status 0 = No internal write operation is on going; 1 = Internal write operation is on going; Device ignores Host Write command if Host attempts to write when this bit is '1'. The device self clears this bit to '0' when it completes internal write operation.
2	RO	0	MR48[2]: WP_OVERRIDE_STATUS Write Protect Override Status 0 = Override of write protect bits in Register MR12 and MR13 are blocked. 1 = Override of write protect bits in Register MR12 and MR13 are allowed. The default state of this register reflects the sensing of HSA pin during power on. This bit is set to '1' if HSA pin is directly tied to GND. This bit is set to '0' if HSA pin is connected to GND through a resistor.
1:0	RV	0	MR48[1:0]: Reserved

Bit 2 is set to 1, indicating the module is in **offline mode**. This means the HSA pin is connected to ground and we can remove write protection from the EEPROM blocks.

Bit 3 is set to 0, indicating that there is no write operation in progress. Writing to the EEPROM **and** updating the block protection registers take time, the SPD hub sets this bit to 1 while a write is in progress.

Legacy Mode and Page Setting

Table 82 Register MR11

Address: 0x0B			
Description: I ² C Legacy Mode Device Configuration			
Bits	Attribute	Default	Detail
7:4	RV	0	MR11[7:4]: Reserved
3	RW	0	MR11[3]: I ² C_LEGACY_MODE_ADDR SPD5 Hub Device – I ² C Legacy Mode Addressing 0 = 1 Byte Addressing for SPD5 Hub Device Memory 1 = 2 Bytes Addressing for SPD5 Hub Device Memory
2:0	ROE	000	MR11[2:0]: I ² C_LEGACY_MODE_ADDR_POINTER SPD5 Device - Non Volatile Memory Address Page Pointer in I ² C Legacy Mode ^{1,2,3} 000 = Page 0 (0x00 to 0xFF) 001 = Page 1 (0x80 to 0xFF) 010 = Page 2 (0x100 to 0x17F) 011 = Page 3 (0x180 to 0x1FF) 100 = Page 4 (0x200 to 0x27F) 101 = Page 5 (0x280 to 0x2FF) 110 = Page 6 (0x300 to 0x37F) 111 = Page 7 (0x380 to 0x3FF)

Our final stop on the tour of registers is the Legacy Mode Device Configuration register (11, 0x0B). Bit 3 controls how we select where to read and write in the EEPROM when the **MemReg bit** is high.



Mode

Table 9 Command Data Packet, MR11[3] = 0								
	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N	Stop
S or Sr ¹	1	0	1	0	HID	W=0	A	
	MemReg	Blk Addr [0]			Address [5:0]		A	
			Data				A	
			...				A	
			Data				A	Sr or P

The EEPROM is divided into 8 pages of 128 bytes. In **Legacy Mode** (register 11 bit 3 = 0) when MemReg bit is 1:

The lower seven bits select byte 0-127 in the EEPROM page (Blk_Addr[0] + Address[5:0]).

Bits 2:0 in the Legacy Mode Device Configuration register select page 0-7.

Two transactions are needed to change between pages.

- 1 A write to the Legacy Mode Device Configuration register to set the page.
- 2 A write to the EEPROM with the MemReg bit set to 1 and the lower 7 bits set to the byte address within the page.

2 Byte Address Mode

Table 10 Write Command Data Packet, MR11[3] = 1

Start	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	A/N	Stop
S or Sr ¹	1	0	1	0	HID		W=0	A		
	MemReg	Blk Addr [0]			Address [5:0]			A		
	0	0	0	0	Blk Addr [4:1] ²			A		
			Data					A		
			...					A		
			Data					A	Sr or P	

The EEPROM is divided into 8 pages of 128 bytes. In **2 Byte Addressing mode** (register 11 bit 3 = 1) when the MemReg bit is 1:

The lower seven bits select bytes 0-127 in the EEPROM (Blk_Addr[0] + Address[5:0]).

A second address byte selects page 0-7 (Blk_Addr[4:1]).

⚠ Non-Legacy Mode is easier to use because the page is selected with a second address byte. **However**, if the Legacy Mode configuration is wrong the second byte can be interpreted as data and will be accidentally written to the EEPROM. We're going to stick with legacy mode for the added safety.

ⓘ This description is only partly accurate. Technically when



s the first bit of the “block address” bits responding to the 16 write protect blocks. Functionally it can be treated as 7th address bit. This datasheet treats it both ways without actually addressing the inconsistency.

Bus Pirate [/dev/ttys0]

I2C> [0xa0 0x0b 0b00000000]

I2C START

TX: 0xA0 ACK 0x0B ACK

TX: 0b00000000 ACK

I2C STOP

I2C> [0xa0 0x0b [0xa1 r]

I2C START

TX: 0xA0 ACK 0x0B ACK

I2C REPEATED START

TX: 0xA1 ACK

RX: 0x00 NACK

I2C STOP

I2C>

Legacy Mode addressing should be enabled by default, but let's configure and verify it anyway.

[0xa0 0x0b 0b00000000] - Set the Legacy Mode Device Configuration register to 0, enabling legacy mode and setting the page to 0.

[0xa0 0x0b [0xa1 r]] - Read the Legacy Mode Device Configuration register to verify it was set correctly.

Now we have the tools to read and write the SPD hub non-volatile memory.

Read SPD Hub Non-Volatile Memory

We've been throughah the swap of reaisters. now let's see the show: the

[https://docs.buspirate.com/docs/devices/ddr5/#:~:text=JEDEC standard JESD400,download but registration required](https://docs.buspirate.com/docs/devices/ddr5/#:~:text=JEDEC%20standard%20JESD400,download%20but%20registration%20required)



ed in the SPD hub non-volatile memory. The JEDEC standard **JESD400-5C** [↗](#), free to download but registration required.

- ⓘ Normally we like to provide screenshots of actual datasheets to explain how devices work, but JEDEC is techy about sharing and watermarks each PDF. We'll present a few simplified tables here instead of the normal screenshots.

Memory Organization

Block	Range	Address Range	Description
0-1	0-127	0x000-0x07F	Basic Information
2	128-191	0x080-0x0BF	Reserved
3-6	192-447	0x0C0-0x1BF	Module Parameters
7	448-509	0x1C0-0x1FD	Reserved
7	510-511	0x1FE-0x1FF	CRC for bytes 0-509
8-9	512-639	0x200-0x27F	Manufacturer Information
10-15	640-1023	0x280-0x3FF	End User Programmable

This is a simplified table of the SPD hub non-volatile memory organization.

Key Bytes

Bus Pirate [/dev/ttys0]

I2C> [0xa0 0x0b 0x00]

I2C START

TX: 0xA0 ACK 0xB ACK 0x00 ACK

I2C STOP

I2C> [0xa0 0b10000000 [0xa1 r:4]

I2C START



OK
RT

TX: 0xA1 ACK

RX: 0x30 ACK 0x10 ACK 0x12 ACK 0x02 NACK

I2C STOP

I2C>

◀ ▶

The first four bytes are key to identifying a DDR5 module. First we need to set the Legacy Page address to 0, then the location to read inside page 0 with the MemReg bit set to 1.

[0xa0 0x0b 0x00] - Set Legacy Mode page pointer to page 0.

[0xa0 0b10000000 [0xa1 r:4]] - Read the first four bytes of the non-volatile memory, note the MemReg bit is set to 1.

Byte 2 (0x12) is the protocol type, which is always 0x12 for DDR5 modules. This indicates the module uses the DDR5 protocol.

Byte 3 (0x02 = 0b0000'0010) is the module type. The lower four bits indicate the type of module, 0b0010 is UDIMM and 0b0011 is SODIMM. There's a large list of module types in JEDEC JESD400-5C, so be sure to check there if you're working with something exotic.

Bits 3:0	Type
0010	UDIMM
0011	SODIMM

The upper four bits of byte 3 are used to indicate hybrid module types, which we won't cover here.

Byte 0 bits 4 to 6 (0x30 = 0b0 011'000) encode the EEPROM size. This should be 011 for DDR5 SDP5112, 1024 bytes total.

Byte 1 (0x10 = 0b0001'0000) encodes the SPD revision. The high four bits are the major revision, the low four bits are the minor revision. 0x10 is revision 1.0.

- ⓘ After the key bytes there is information about the SDRAM chips on the module: capacity, organization, speed, timings, etc. See the [JEDEC JESD400-5C](#) standard for all the juicy details.



Info

	ss	Description
512-513	0x200-0x201	Module Manufacturer JEDEC ID
515-516	0x203-0x204	Module Manufacturing Date
517-520	0x205-0x208	Module Serial Number
521-550	0x209-0x226	Module Part Number
552-553	0x228-0x229	DRAM Manufacturer ID
555-637	0x22B-0x27D	Manufacturer Specific Data

This is a simplified table of the manufacturer information stored in the SPD hub non-volatile memory. Only the most interesting fields are shown here.

- ⓘ The manufacturer information is stored in block 8 and 9, equivalent to page 4.

Module Manufacturer JEDEC ID

Bus Pirate [/dev/ttys0]

```
I2C> [0xa0 0x0b 0x04]

I2C START
TX: 0xA0 ACK 0x0B ACK 0x04 ACK
I2C STOP
I2C> [0xa0 0b10000000 [ 0xa1 r:2 ]
```

```
I2C START
TX: 0xA0 ACK
TX: 0b10000000 ACK
I2C REPEATED START
TX: 0xA1 ACK
RX: 0x85 ACK 0x9B NACK
I2C STOP
I2C>
```



Legacy Page address to 4, then we can read from the non-volatile memory.

`[0xa0 0b10000000 [0xa1 r:2]]` - Set Legacy Mode page pointer to page 4.

`[0xa0 0b10000000 [0xa1 r:2]]` - Read the module manufacturer JEDEC ID at the beginning of the page.

0x859B is the JEDEC ID for Crucial Technology. JEDEC maintains a list, but it's easier to find it with a web search.

Module Manufacture Date

Bus Pirate [/dev/ttys0]

I2C> `[0xa0 0x83 [0xa1 r:2]]`

I2C START

TX: 0xA0 ACK 0x83 ACK

I2C REPEATED START

TX: 0xA1 ACK

RX: 0x22 ACK 0x04 NACK

I2C STOP

I2C>

Read the module manufacturing date from registers 515 and 516 (0x203, 0x204). The date is encoded as a year and week number.

`[0xa0 0xb 0x04]` - Set Legacy Mode page pointer to page 4.

`[0xa0 0x83 [0xa1 r:2]]` - Read the module manufacturing date.

0x22 is the year, 0x04 is the week number. This module was manufactured in the 4th week of 2022.

- ⓘ At this stage we'll stop writing the MemReg and address values in binary, and instead use hexadecimal. 0b10000000 = 0x80

Module Serial Number

Bus Pirate [/dev/ttys0]



[0xa1 r:4]

I2C START

TX: 0xA0 ACK 0x85 ACK

I2C REPEATED START

TX: 0xA1 ACK

RX: 0xE6 ACK 0xFF ACK 0xB7 ACK 0x85 NACK

I2C STOP

I2C>

Read the module serial number from registers 517 to 520 (0x205 to 0x208). The serial number is a 32-bit value.

[0xa0 0x0b 0x04] - Set Legacy Mode page pointer to page 4.

[0xa0 0x85 [0xa1 r:4]] - Read the module serial number.

0xE6FFB785 is the serial number, and it matches the serial printed on the module under the QR code.

Module Part Number

Bus Pirate [/dev/ttys0]

I2C> o

Number display format

Current setting: Auto

- 1. Auto
- 2. HEX
- 3. DEC
- 4. BIN
- 5. ASCII
- x. Exit

Mode > 5

Mode: ASCII

I2C>

⚠ The part number is a string of ASCII characters, so we'll change the Bus Pirate output format to ASCII (type ↴)



Bus Pirate [/dev/ttys0]

I2C> [0xa0 0x89 [0xa1 r:30]]

I2C START

TX: 0xA0 ACK 0x89 ACK

I2C REPEATED START

TX: 0xA1 ACK

RX: 'C' 0x43 ACK 'T' 0x54 ACK '8' 0x38 ACK 'G'
 '4' 0x34 ACK '8' 0x38 ACK 'C' 0x43 ACK '4'
 '0' 0x30 ACK 'U' 0x55 ACK '5' 0x35 ACK '.'
 'M' 0x4D ACK '4' 0x34 ACK 'A' 0x41 ACK '1'
 ' ' 0x20 ACK ' ' 0x20 ACK ' ' 0x20 ACK ' '
 ' ' 0x20 ACK ' ' 0x20 ACK ' ' 0x20 ACK ' '
 ' ' 0x20 ACK ' ' 0x20 ACK ' ' 0x20 ACK ' '
 ' ' 0x20 ACK ' ' 0x20 NACK

I2C STOP

I2C>

The part number is a 30 character ASCII text string starting at register 521 (0x209).

[0xa0 0x0b 0x04] - Set Legacy Mode page pointer to page 4.

[0xa0 0x89 [0xa1 r:30]] - Read the module part number.

The part number string is "CT8G48C40U5.M4A1".

Bus Pirate [/dev/ttys0]

I2C> o

Number display format

Current setting: ASCII

1. Auto
2. HEX
3. DEC
4. BIN



Mode: Auto

I2C>



⚠ Change the Bus Pirate **output format** back to AUTO before continuing (type **o**, choose AUTO).

DRAM Manufacturer JEDEC ID

Bus Pirate [/dev/ttys0]

I2C> [0xa0 0xa8 [0xa1 r:2]

I2C START

TX: 0xA0 ACK 0xA8 ACK

I2C REPEATED START

TX: 0xA1 ACK

RX: 0x80 ACK 0x2C NACK

I2C STOP

I2C>



There is a second JEDEC ID specifically to encode the DRAM chip manufacturer. We can grab this from registers 552 and 553 (0x228, 0x229).

[0xa0 0xb 0x04] - Set Legacy Mode page pointer to page 4.

[0xa0 0xa8 [0xa1 r:2]] - Read the DRAM manufacturer JEDEC ID.

0x802C is the JEDEC ID for Micron Technology. Again, easiest to find with a web search.

Manufacturer Specific Data

Bus Pirate [/dev/ttys0]

I2C> [0xa0 0xab [0xa1 r:85]



The last section is manufacturer specific data. This is a free area that can be used for anything the manufacturer wants, so it varies widely between manufacturers. It may contain additional overclocking profiles in EXPO (AMD) or XMP (Intel) format, it may also contain special keys that unscrupulous manufacturers use to lock a system to their specific brand of RAM module.

[**0xa0 0x0b 0x04**] - Set Legacy Mode page pointer to page 4.

[0xa0 0xab [0xa1 r:85] - Read the manufacturer

specific data from registers 555 to 637 (0x22B to 0x27D).

This module has a bit of extra data, but nothing special. It looks like it could be a short ASCII string “4510904819”.

Write SPD Hub Non-Volatile Memory

 Writing to the SPD hub non-volatile memory is dangerous!

It can make the module unbootable.

It can make the module unusable.



In the SPD hub non-volatile memory, make a **backup of the original data**. Better yet, only experiment with a module you don't care about.

We're going to write a 16 byte page in the End User Programmable area of the SPD hub non-volatile memory, block 15. Despite the name, manufacturers do use this area to store overclocking profiles and other data. **It is NOT safe to write in this area.**

Unlock NVM Block Protection

Bus Pirate [/dev/ttys0]

I2C> [0xa0 0x0c 0xff 0x3f]

I2C START

TX: 0xA0 ACK 0x0C ACK 0xFF ACK 0x3F ACK

I2C STOP

I2C>



According to the JEDEC standard, the End User Programmable area is not write protected by default. Let's update the **EEPROM Block Protection Bits** to make sure block 14 & 15 are not write protected.

[0xa0 0x0c 0xff 0x3f] - Write protect all blocks except block 14 & 15.

Writing 0xff (0b1111'1111) to register 12 (0x0C) write protects block 7-0. The next byte 0x7f (0b0011'1111) programs register 13 to protect blocks 8-13, while leaving blocks 14 & 15 unprotected.

Poll For Write Operation to Complete

Bus Pirate [/dev/ttys0]

I2C> [0xa0 0x30 [0xa1 r]

I2C START

TX: 0xA0 ACK 0x30 ACK

I2C REPEATED START



```
I2C> = 0x04
=0x04 =4 =0b00000100
I2C>
```

Block protection is a persistent non-volatile setting that sticks even after power off. The SPD hub will take a few milliseconds to write the new block protection settings. We need to check in on our friend from earlier, the [Device Status Register](#), to see when the write is complete.

[0xa0 0x30 [0xa1 r]] - Read the device status register to check if the write operation is complete.

Bit 3 is set to 0 (0x04 = 0b0000'0100), indicating the write operation is complete. The block protection bits are now set to protect all blocks except block 15.

- ⓘ Since we're typing these commands manually, the write operation is complete by the time we read the device status register. If you were writing a script or program to automate this, you would need to poll the device status register until bit 3 is 0.

Verify Write Protection Bits

Bus Pirate [/dev/ttys0]

```
I2C> [0xa0 0x0c [ 0xa1 r:2 ]]

I2C START
TX: 0xA0 ACK 0x0C ACK
I2C REPEATED START
TX: 0xA1 ACK
RX: 0xFF ACK 0x3F NACK
I2C STOP
I2C>
```

Let's verify the block protection bits are set correctly. We can read



`I2C> [0xa1 r:2]` - Read the block protection bits from registers 12 and 13 (0x0C, 0x0D).

Block protection bits are now 0xFF 0x7F, the update was successful.

- ⚠ If the Write Protection Bits are not correct, ensure that the module is in **offline mode** (HSA pin connected to ground) and check the Write Protect Override Status in the **Device Status Register**.

Read 16 Bytes

- ❗ Writing to the SPD hub non-volatile memory is dangerous!

Before writing to the SPD hub non-volatile memory, make sure you have a **backup of the original data**. Better yet, only experiment with a module you don't care about.

In this step we will read 16 bytes **before** writing to verify it is empty. If you see anything other than 0x00s then **ABSOLUTLY DO NOT WRITE TO THAT LOCATION**. It is likely that area is already programmed with some data, and writing to it will make the module unbootable or unusable.

Bus Pirate [/dev/ttys0]

`I2C> [0xa0 0x0b 0x07]`

I2C START

TX: 0xA0 ACK 0x0B ACK 0x07 ACK

I2C STOP

`I2C> [0xa0 0b10000000 [0xa1 r:16]]`

I2C START

TX: 0xA0 ACK

TX: 0b10000000 ACK

I2C REPEATED START

TX: 0xA1 ACK



```
3 ACK 0x00 ACK 0x00 ACK 0x00 ACK
3 ACK 0x00 ACK 0x00 ACK 0x00 ACK
```

I2C STOP

I2C>

First let's read the target block to make sure it is empty. We'll read the 16 bytes starting from byte 0 of block 14 (page 7).

`[0xa0 0xb 0x07]` - Set Legacy Mode page pointer to page 7 (block 14 & 15).

`[0xa0 0b10000000 [0xa1 r:16]` - Read 16 bytes from non-volatile memory.

Every byte should be 0x00 if the bytes are empty.

! If you see anything other than 0x00s, then **ABSOLUTELY DO NOT WRITE TO THAT LOCATION**. It is likely that area is already programmed with some data, and writing to it will make the module unbootable or unusable.

Write 16 Bytes

Bus Pirate [/dev/ttys0]

I2C> `[0xa0 0b10000000 0 1 2 3 4 5 6 7 8 9 10 11`

I2C START

TX: `0xA0` ACK

TX: `0b10000000` ACK

TX: `0` ACK `1` ACK `2` ACK `3` ACK `4` ACK `5` ACK `6` ACK `7` `8` ACK `9` ACK `10` ACK `11` ACK `12` ACK `13` ACK `14` ,

I2C STOP

I2C>

The EEPROM is written 16 bytes at a time. Each write page must also be aligned to a 16 byte boundary, so the address of the first byte of the write page must be 0, 16, 32, etc. We'll write 16 bytes of data to the



Writing at byte 0 of block 14.

[0xa0 0b10000000 0 1 2 3 4 5 6 7 8 9 10 11 12 13]

(block 14 & 15).

[0xa0 0b10000000 0 1 2 3 4 5 6 7 8 9 10 11 12 13
14 15] - Write 16 bytes.

- ⓘ If you were writing a script or program to automate this, you would need to poll the **Device Status Register** until bit 3 is 0 to ensure the write operation is complete. We're moving slow enough that the write is complete by the next step.

Verify 16 Bytes

Bus Pirate [/dev/ttys0]

I2C> [0xa0 0b10000000 [0xa1 r:16]

I2C START

TX: 0xA0 ACK

TX: 0b10000000 ACK

I2C REPEATED START

TX: 0xA1 ACK

RX: 0x00 ACK 0x01 ACK 0x02 ACK 0x03 ACK 0x04 ACK
0x08 ACK 0x09 ACK 0x0A ACK 0x0B ACK 0x0C ACK

I2C STOP


I2C>

Finally! Let's read back the 16 byte page we just wrote to verify it was written correctly.

[0xa0 0xb 0x07] - Set Legacy Mode page pointer to page 7 (block 14 & 15).

[0xa0 0b10000000 [0xa1 r:16] - Read the 16 byte page from the non-volatile memory.

The read data should match the data we wrote: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15.



Remember the second set of I2C addresses we found in the I2C address scan? The second device is the power management IC (PMIC) that generates voltages used by the SRAM chips.

The SPD **hub** is a hub because it contains the JEDEC SPD data for using the module, configures the PMIC and passes data through to the PMIC.

The PWR_EN and PWR_GOOD pin on the DDR5 module are actually connected to pins on the PMIC. PWR_GOOD is called CAMP (Control And Monitor Port), an open drain output. PWR_GOOD/CAMP is an input when the voltage is normal, and pulls low when the voltage is out of range.

⚠ On complex DDR5 modules, like DDR5 RDIMMs for servers, there are even more chips that are controlled by the SPD hub.

ⓘ Screenshots for the PMIC sourced from Richtek [RTQ5119A](#) datasheet.

PMIC Memory Areas

A-2 Register Map Breakdown

Region	Register Range	Restriction
Host User (NVM and VM)	R00 – R14, [R30 - R31, R32[6], R33 - R3F]	Read/Write accessible in both WP or WE mode
	[R15 - R2F, R32[7:5:0], R35]	Restricted access in WP mode
DIMM Vendor (NVM)	[R40 - R6F]	Restricted access in WP mode
PMIC Vendor (NVM)	[R70 - RFF]	Restricted access in WP mode

There doesn't really appear to anything super interesting in the PMIC



ostly used by the SPD hub to configure PMIC
, power sequencing, and other power

- ① The DIMM Vendor area has a region password protected by a 16 bit password that seems ripe for a fun brute force attack. Not sure to what end though.

Dump PMIC Registers

Bus Pirate [/dev/ttys0]

I2C> [0x90 0x00 [0x91 r:64]

I2C START

TX: 0x90 ACK 0x00 ACK

I2C REPEATED START

TX: 0x91 ACK

RX: 0x00 ACK
0x00 ACK 0x00 ACK 0x02 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK 0x00 ACK
0x00 ACK 0x04 ACK 0x00 ACK 0x05 ACK 0x60 ACK 0x89 ACK 0x78 ACK
0x63 ACK 0x00 ACK 0x90 ACK 0x9A ACK 0x42 ACK 0x20 ACK 0x00 ACK
0x00 ACK 0x00 ACK 0x80 ACK 0x04 ACK 0x0E ACK 0x00 ACK 0x00 ACK
0x00 ACK 0x00 ACK 0x00 ACK 0x12 ACK 0x8A ACK

I2C STOP

I2C>

We can dump the PMIC registers just like we did with the SPD hub registers. The PMIC appears to have 256 bytes of registers, but let's just dump the first 64.

[0x90 0x00 [0x91 r:64] - Read the first 64 bytes of
PMIC registers from byte 0.

You can see that there's something in there. Most of the higher addresses have limited access and seem to return 0x00 without some kind of additional configuration.



Vendor ID

R3C – Vendor ID			
Bits	Attribute	Default	Description
7:0	ROE	10001010	R3C [7:0] : VENDOR_ID_BANK_SELECTION Vendor Identification Register Bank Number. This is a fixed register. The code is a JEDEC standard for vendor.

R3D – Vendor ID			
Bits	Attribute	Default	Description
7:0	ROE	10001100	R3D [7:0] : VENDOR_ID_BYTE1 Vendor Identification Register Byte 1. This is a fixed register. The code is a JEDEC standard for vendor.

This PMIC datasheet shows a JEDEC ID at register 0x3C and 0x3D.

- ⓘ PMIC registers are also defined by a JEDEC standard, but you can get a free and friendly version in the datasheet for the [Richtek RTQ5119A](#).

Bus Pirate [/dev/ttys0]

```
I2C> [0x90 0x3c [0x91 r:2]
```

```
I2C START
TX: 0x90 ACK 0x3C ACK
I2C REPEATED START
TX: 0x91 ACK
RX: 0x8A ACK 0x8C NACK
I2C STOP
I2C>
```

Let's grab the JEDEC ID from registers 0x3C and 0x3D.

[0xa0 0x3c [0xa1 r:2] - Read the PMIC JEDEC vendor ID from registers 0x3C and 0x3D.

In a stunning coincidence, the JEDEC ID is 0x8A8C, which matches the Richtek RTQ5119A PMIC datasheet in the screenshot above.

ddr5 Command



I2C speed

1kHz to 1000kHz

x. Exit

kHz (400kHz*) > 400

1.Vout	2.IO0	3.IO1	4.IO2	5.IO3
OFF	-	-	-	-
0.0V	0.0V	0.0V	0.0V	0.0V

All of this demo and more is automated by the [ddr5 command](#). It can read, write, verify, dump, lock and unlock the SPD hub non-volatile memory, decode the registers and even read the temperature sensor. Learn about the [ddr5](#) command in the [command reference](#).

Get a Bus Pirate

[Get Bus Pirate & Accessories](#)

[Browse Complete Bus Pirate hardware collection ↗](#)

[Bus Pirate 5 REV10 with enclosure ↗](#)

[Probe Cable Kit ↗](#)

[Auxiliary Cable Kit ↗](#)

[Quick Connect Adapter ↗](#)

Community



st

[Mastodon ↗](#)

[Instagram ↗](#)

[BlueSky ↗](#)

[X \(Twitter\) ↗](#)