








Project:	main_board				
File:	02_BTBT_PART				
Date:	Thursday, October 16, 2025			Rev:	<Revision>
Designed by:	<Designer>	Reviewed by:	<Checker>	Sheet:	2 of 8




Project:	main_board				
File:	03_DSI_PART				
Date:	Friday, September 26, 2025			Rev:	<Revision>
Designed by:	<Designer>	Reviewed by:	<Checker>	Sheet:	3 of 8






M.2 PCIE3.0 x 2Lanes






VCC3V3_SYS <<VCC3V3_SYS [1,3,5,6,7,8]
VCC5V0_SYS <<VCC5V0_SYS [1,2,3,7,8]









Drizzt Personal Design				
Project:	main_board			
File:	04_PCIE3-M2M_PART			
Date:	Thursday, September 18, 2025	Rev:	<Revision>	
Designed by:	<Designer>	Reviewed by:	<Checker>	Sheet: 4 of 8



<div><div>Drizt Personal Design</div></div>				
Project:	main_board			
File:	05_PCIE2-M2E_PART			
Date:	Thursday, September 18, 2025	Rev:	<Revision>	
Designed by:	<Designer>	Reviewed by:	<Checker>	Sheet: 5 of 8



TJ						<h1>Drizt Personal Design</h1>																														
	Project:											main_board																								
	File:											06_MINI-PCIE_PART																								
	Date:							Friday, September 26, 2025							Rev:		<Revision>																			
	Designed by:							<Designer>							Reviewed by:							<Checker>							Sheet:		6 of 8					



VCC3V3_SYS << VCC3V3_SYS [1,3,4,5,6,7]
VCC5V0_SYS << VCC5V0_SYS [1,2,3,4,7]

Drizzt Personal Design				
Project:	main_board			
File:	08_AUDIO&FAN_PART			
Date:	Wednesday, September 24, 2025	Rev:	<Revision>	
Designed by:	<Designer>	Reviewed by:	<Checker>	Sheet: 8 of 8