TABLE OF CONTENTS

CHAPTER NO.	TITLE	PAGE NO.
	ACKNOWLEDGEMENT	**i**
	ABSTRACT	**ii**
	TABLE OF CONTENTS	**iii**
	LIST OF FIGURES	**vii**
	LIST OF TABLES	**ix**
1	**INTRODUCTION**	**1**
	1.1 BACKGROUND AND MOTIVATION	1
	1.2 PROBLEM DEFINITION	2
	1.3 PROPOSED SYSTEM OVERVIEW	3
	1.4 OBJECTIVES OF THE PROJECT	4
	1.5 SCOPE OF THE PROJECT	5
2	**LITERATURE REVIEW**	**6**
3	**EXISTING SYSTEM**	**9**
	3.1 LIMITATIONS OF EXISTING SYSTEM	9
4	**PROPOSED SYSTEM**	**10**
	4.1 PROPOSED SYSTEM CIRCUIT LAYOUT	10
	4.2 SENSOR INTERFACE SECTION	12
	4.2.1 ACS712 CURRENT SENSOR CONNECTION	12
	4.2.2 ADC SIGNAL CONDITIONING	13
	4.3 PROCESSING SECTION	13
	4.3.1 DUAL-CORE TASK ALLOCATION	14
	4.3.2 FREERTOS SCHEDULING	14
	4.4 ACTUATION SECTION	16
	4.4.1 4-CHANNEL RELAY MODULE WIRING	16
	4.4.2 CAPACITOR BANK SWITCHING (PFC)	17

4.4.3 RENEWABLE SOURCE SWITCHING 17
4.5 CLOUD TELEMETRY SECTION 18
4.5.1 TASK ISOLATION AND INTER-PROCESS COMMUNICATION (IPC) 18
4.5.2 MQTT PROTOCOL INTEGRATION 18
4.6 ALGORITHMIC OPERATION FLOW 19

5 SOFTWARE DESCRIPTION 21
5.1 MATLAB / SIMULINK ENVIRONMENT SETUP 21
5.1.1 COMPARATIVE ANALYSIS OF ALGORITHMS 21
5.1.2 NEURAL NETWORK TRAINING ENVIRONMENT 21
23
5.2 ESP32 SETUP 23
5.2.1 COMMUNICATION AND IOT LIBRARIES 23
5.3 ALGORITHM DEVELOPMENT (PFC & LDM) 23
5.3.1 CORE 0: POWER FACTOR CORRECTION 24
5.3.2 CORE 1: LOAD DEMAND MANAGEMENT 24
5.4 IOT PROTOCOL (MQTT & FIREBASE) SETUP 25
5.4.1 NETWORK INITIALIZATION 25
5.4.2 MQTT CLIENT CONFIGURATION 26
5.4.3 FIREBASE REALTIME DATABASE INTEGRATION 26

6 SOFTWARE RESULTS AND DISCUSSION 27
6.1 SIMULATION RESULTS & STEP-RESPONSE 27
6.2 PEAK EVENT TESTING PROCEDURE 29

7	**HARDWARE DESCRIPTION AND IMPLEMENTATION**	**33**
	7.1 CIRCUIT DIAGRAM OF PROPOSED SYSTEM	33
	7.2 ESP32 SETUP	34
	7.2.1 FEATURES	34
	7.2.2 DESCRIPTION	35
	7.2.3 PIN CONFIGURATION	35
	7.2.4 PIN DESCRIPTION	36
	7.2.5 COMPARISON OF CONTROLLERS	36
	7.3 ACS712 HALL-EFFECT SENSOR	37
	7.3.1 DESCRIPTION	37
	7.3.2 FEATURES	38
	7.3.3 PIN CONFIGURATION	38
	7.3.4 WORKING PRINCIPLE	38
	7.4 OPTOISOLATED RELAY MODULE	39
	7.4.1 DESCRIPTION	39
	7.4.2 FEATURES	40
	7.4.3 PIN CONFIGURATION	40
	7.4.4 WORKING PRINCIPLE	41
	7.5 POWER DISTRIBUTION UNIT (PDU)	41
	7.5.1 AC TO DC CONVERTER	41
	7.5.2 12V DC RENEWABLE ADAPTERS	42
	7.6 AC CAPACITOR BANK	44
	7.6.1 DESCRIPTION	44
	7.6.2 WORKING PRINCIPLE	45
	7.6.3 STATIC VAR COMPENSATOR	45
	7.6.4 SWITCHING OPERATION	46
	7.7 SYSTEM LOADS	47
	7.7.1 DESCRIPTION	48
	7.7.2 WORKING PRINCIPLE	49
	7.8 I2C LIQUID CRYSTAL DISPLAY (LCD 20x4)	50

7.8.1 DESCRIPTION AND FEATURES 50
7.8.2 PIN CONFIGURATION 51
7.8.3 WORKING PRINCIPLE 51
7.9 SIGNAL CONDITIONING AND NOISE FILTRATION 52
7.9.1 DESCRIPTION 52
7.9.2 IMPLEMENTATION OF LOW-PASS FILTER 53
7.10 SAFETY AND PROTECTIVE TOPOLOGY 53
7.11 SYSTEM HARDWARE IMPLEMENTATION 53
7.11.1 WIRING AND ISOLATED TOPOLOGY 54
7.11.2 HARDWARE PROTOTYPE 55

8 HARDWARE RESULTS AND DISCUSSION 58
8.1 RELAY SWITCHING &HARDWARE OUTPUT 58
8.2 LATENCY & PERFORMANCE ANALYSIS 58

9 CONCLUSION 59

10 FUTURE ENHANCEMENT 60

11 REFERENCES 61

12 ANNEXURE 63
APPENDIX A: ESP32 SOURCE CODE 63
APPENDIX B: DETAILED HARDWARE SCHEMATIC 66
APPENDIX C: MATLAB/SIMULINK MODEL LAYOUTS 67
APPENDIX D: IOT AND CLOUD CONFIGURATION 67
APPENDIX E: BILL OF MATERIALS (BOM) 68

LIST OF FIGURES

FIGURE NO.	TITLE	PAGE NO.
1.1	MACRO-LEVEL CONCEPTUAL FRAMEWORK OF THE SMART MICROGRID	3
1.2	HIERARCHICAL FLOWCHART OF RESEARCH OBJECTIVES AND METHODOLOGY	4
4.1	BLOCK DIAGRAM OF PROPOSED ARCHITECTURE PIPELINE	10
4.2	DUAL CORE TASK ALLOCATION USING FREERTOS	14
4.3	INTERNAL FUNCTIONAL BLOCK DIAGRAM OF THE PROCESSING HUB	15
4.4	CIRCUIT SCHEMATIC OF THE OPTOISOLATED ACTUATION DOMAIN	17
4.6	UNIDIRECTIONAL ASYNCHRONOUS IOT TELEMETRY FLOW	19
5.1	FUNCTION FITTING NEURAL NETWORK (FFNN) TRAINING PROGRESS	23
5.2	OVERALL FFNN TRAINING RESULTS AND REGRESSION METRICS	23
5.3	ESP32 EDGE CONTROLLER TASK SEGMENTATION	24
5.4	FREERTOS DUAL-CORE TASK ALLOCATION AND THREAD-SAFE IPC FRAMEWORK	26
6.1	SIMULATION OF POWER FACTOR CORRECTION UTILIZING A CLASSICAL TRANSFER FUNCTION CONTROLLER	29
6.2	SIMULATION RESULT OF POWER FACTOR STABILIZATION OVERTIME	30
6.3	SIMULINK DATA LOGGING AND SIGNAL OUTPUT INTERFACE	31

6.4	SIMULINK BLOCK DIAGRAM FOR REAL-TIME POWER ANALYSIS AND SIGNAL FILTERING	32
7.1	DETAILED SYSTEM INTERFACING SCHEMATIC OF THE AI-DRIVEN SMART MICROGRID	33
7.2	INTERNAL HARDWARE ARCHITECTURE OF THE ESP32 EDGE CONTROLLER	34
7.3	PINOUT CONFIGURATION OF THE ESP32 DEVKIT	35
7.4	ACS712 HALL-EFFECT CURRENT SENSOR MODULE	37
7.5	4-CHANNEL OPTOISOLATED RELAY MODULE	39
7.6	230V TO 12V CONVERTER	42
7.7	12V DC SMPS POWER ADAPTER FOR RENEWABLE SOURCE	43
7.8	AC CAPACITOR BANK AND FILTERATION NETWORK	44
7.9	CORE ELECTRICAL SWITCHING ARCHITECTURE	47
7.10	12V DC INDUCTIVE MOTORS UTILIZED AS SYSTEM LOADS	48
7.11	HIGH-RPM 24V DC INDUCTIVE MOTORS UTILIZED AS SYSTEM LOADS	48
7.12	I2C-ENABLED ALPHANUMERIC LCD MODULE	50
7.13	IDEAL OPERATIONAL AMPLIFIER EQUIVALENT CIRCUIT FOR SIGNAL CONDITIONING	53
7.14	COMPREHENSIVE HARDWARE ARCHITECTURE AND CONTROL SYSTEM INTEGRATION	55
7.15	PHYSICAL IMPLEMENTATION OF DUAL CORE EDGE COMPUTING FRAMEWORK FOR POWER FACTOR CONTROL AND LOAD DEMAND MANAGEMENT PROTOTYPE	56
B.1	DETAILED PIN-TO-PIN WIRING INDEX FOR THE MICROGRID PROTOTYPE	66

LIST OF TABLES

TABLE NO.	TITLE	PAGE NO.
5.1	COMPARATIVE ANALYSIS OF ALGORITHMS	22
7.1	PIN CONFIGURATION OF ESP32	36
7.2	COMPARISON OF CONTROLLERS	37
7.3	PIN CONFIGURATION OF HALL EFFECT CURRENT SENSOR	38
7.4	PIN CONFIGURATION OF OPTOISOLATED RELAY MODULE	40
7.5	PIN CONFIGURATION OF I2C LIQUID CRYSTAL DISPLAY	51
7.6	MASTER PIN CONFIGURATION AND HARDWARE TO LOGIC MAPPING	54
E.1	BILL OF MATERIALS	68