CENG 3420 Computer Organization & Design

Lecture 15: Cache-1

Bei Yu CSE Department, CUHK byu@cse.cuhk.edu.hk

(Textbook: Chapters 5.3–5.4)

Spring 2022

Overview



1 Introduction




Introduction

Memory Hierarchy



- **Aim**: to produce fast, big and cheap memory
- L1, L2 cache are usually SRAM
- Main memory is DRAM
- Relies on locality of reference



Cache-Main Memory Mapping



- A way to record which part of the Main Memory is now in cache
- Synonym: Cache line == Cache block
- Design concerns:
 - Be Efficient: fast determination of cache hits/ misses
 - Be Effective: make full use of the cache; increase probability of cache hits


Two questions to answer (in hardware)

- Q1 How do we know if a data item is in the cache?
- Q2 If it is, how do we find it?

Imagine: Trivial Conceptual Case




- Cache size == Main Memory size
- Trivial one-to-one mapping
- Do we need Main Memory any more?



Reality: Cache Block / Cache Line




- Cache size is much smaller than the Main Memory size
- A block in the Main Memory maps to a block in the Cache
- Many-to-One Mapping




1R/9 (4)
507







- $2^4 = 16$ bytes in a block
- $2^7 = 128$ Cache blocks
- $2^{(7+5)} = 4096$ main memory blocks










- $2^7 = 128$ Cache blocks
- $2^{(7+5)} = 4096$ main memory blocks



- Block j of main memory maps to block (j mod 128) of Cache (same colour in figure)
- Cache hit occurs if tag matches desired address



Q: The cache block ID is determined by "red" or "blue" part on address?

Blue one (take advantage of spatial locality)

Q: what's the meaning of "tag" field on each cache block?

Indicate whether on cache block contains the correct data.



Memory address divided into 3 fields


- Main Memory Block number determines position of block in cache
- Tag used to keep track of which block is in cache (as many MM blocks can map to same position in cache)
- The last bits in the address selects target word in the block

Example: given an address (t,b,w) (16-bit)

- 1 See if it is already in cache by comparing t with the tag in block b
- 2 If not, cache miss! Replace the current block at b with a new one from memory block (t,b) (12-bit)

Direct Mapping Example 1





- ① CPU is looking for [A7B4] MAR = 1010011110110100
- 2 Go to cache block 1111011, see if the tag is 10100
- If YES, cache hit!
- 4 Otherwise, get the block into cache row 1111011



Q: what's the meaning using 4-bit byte address?

It means one block contains $2^4 = 16$ bytes.

Q: what's the meaning if all address is red + black (i.e. no cache block#)?

Only 1 Block & cache size < memory size

Q: what's the meaning if all address is black (i.e. no cache tage or cache block#)?

Only 1 Block & cache size = memory size

Direct Mapping Example 2



Cache


Index Valid Tag		Data									
00									į	į	Ī
01				į	Ī				į	į	Ī
10				i	i	1	1	1	i	i	i
11				į		1	1	1	1	1	Ī

Main Memory



Direct Mapping Example 2







Discussions

- In direct mapping: a block in main memory is always mapped to the same cache location.
- 0000xx & 0100xx conflict with each other. At most one of them can be mapped to cache.
- if a cache block is NOT mapped, valid=0.
- Initial state of the cache? All data 0; valid = 0
- why we want to use blue filed as cache index? Continuous blocks can be mapped to different cache blocks!



Question: Direct Mapping Cache Hit Rate

Consider a 4-block empty Cache, and all blocks initially marked as not valid. Given the main memory word addresses "0 1 2 3 4 3 4 15", calculate Cache hit rate.

Cache

Index V	alid	Tag	Data
00			
01			
10			
11			



Discussions

15 11 11

Q: how we know whether address 3 is in cache?

We look at block index '11' and check whether its tag field is '00'



0	miss
М	em(0)

Ф

०। 11 (0

0

00

	1 miss
00	Mem(0)
00	Mem(1)

00	Mem(0)
00	Mem(1)
00	Mem(2)

3 miss

00	Mem(0)
00	Mem(1)
00	Mem(2)
00	Mem(3)

4 miss

4		1
•	90	Mem(0)
	00	Mem(1)
	00	Mem(2)
	00	Mem(3)

3 hit

01	Mem(4)
00	Mem(1)
00	Mem(2)
00	Mem(3)

01	Mem(4)
00	Mem(1)
00	Mem(2)
00	Mem(3)

hit


	15 miss		
	01	Mem(4)	
	00	Mem(1)	
	00	Mem(2)	
11	00	Mem(3)	

• 8 requests, 6 misses

Example 3: MIPS



- One word blocks, cache size = 1K words (or 4KB)
- What kind of locality are we taking advantage of?






Notes:

- 1K lines \rightarrow 10 bits in address for block index
- 4 bytes in one block \rightarrow 2 bits in address for byte address
- all other bits are used for tag

Example 4: MIPS w. Multiword Block



- Four words/block, cache size = 1K words
- What kind of locality are we taking advantage of?





Question: Multiword Direct Mapping Cache Hit Rate

Consider a 2-block empty Cache, and each block is with 2-words. All blocks initially marked as not valid. Given the main memory word addresses "0 1 2 3 4 3 4 15", calculate Cache hit rate.

Cache


Index	Tag	Data
00		
01		



Discussions

- 70) indu
- 1 00 0 1
- 2 00 1 0
- 3 00 1 1
- 4 01 0 0
- 15 11 1 1






1 hit		
00	Mem(1)	Mem(0)


2 miss		
00	Mem(1)	Mem(0)
00	Mem(3)	Mem(2)

3 hit		
00	Mem(1)	Mem(0)
00	Mem(3)	Mem(2)



3 hit		
01	Mem(5)	Mem(4)
00	Mem(3)	Mem(2)

4 hit			
01	Mem(5)	Mem(4)	
00	Mem(3)	Mem(2)	



• 8 requests, 4 misses

Cache Field Sizes



The number of bits includes both the storage for data and for the tags

- For a direct mapped cache with 2ⁿ blocks, n bits are used for the index
- For a block size of 2^m words (2^{m+2} bytes), m bits are used to address the word within the block
- 2 bits are used to address the byte within the word

Cache Field Sizes



The number of bits includes both the storage for data and for the tags

- For a direct mapped cache with 2^n blocks, n bits are used for the index
- For a block size of 2^m words (2^{m+2} bytes), m bits are used to address the word within the block
- 2 bits are used to address the byte within the word

Size of the tag field?

$$32-(n+m+2)$$

Cache Field Sizes



The number of bits includes both the storage for data and for the tags

- For a direct mapped cache with 2^n blocks, n bits are used for the index
- For a block size of 2^m words (2^{m+2} bytes), m bits are used to address the word within the block
- 2 bits are used to address the byte within the word

Size of the tag field?

$$32 - (n + m + 2)$$

Total number of bits in a direct-mapped cache

$$2^n \times (block size + tag field size + valid field size)$$



Question: Bit number in a Cache

How many total bits are required for a direct mapped cache with 16KB of data and 4-word blocks assuming a 32-bit address?



Question: Bit number in a Cache

How many total bits are required for a direct mapped cache with 16KB of data and 4-word blocks assuming a 32-bit address?

Solution

- 16K bytes == 4K words == 1K blocks
- Tag field size = 32-(10+2+2) = 18
- $2^{10} \times [4 \times 32 + 18 + 1] = 2^{10} \times 147 = 147$ Kbits