

CENG3420

Lab 3-3: RISC-V Litter Computer (RISC-V LC)

Chen BAI
Department of Computer Science & Engineering
Chinese University of Hong Kong
cbai@cse.cuhk.edu.hk


Spring 2022


Outline

- 1 Introduction
- 2 Details
- 3 Implementations
- 4 Lab 3-3 Assignment


Introduction

Introduction RISC-V LC






Introduction RISC-V LC Finite State Machine



Details

Details Micro-ops – uop




Micro-ops specifications

Details The Data Structure Organization in Memory



Source codes \leftrightarrow Machine codes \leftrightarrow Organization in memory

Details Little Endian One-Byte Addressed Memory



RISCV-LC adopts little endian one-byte addressed memory.

Details I Data/Control Flow

add a4, a2, a0


- $PC \rightarrow BUS$
 - In state 0, GatePC is asserted.
- BUS \rightarrow MAR
 - In state 0, LD_MAR is asserted.
- PC $+4 \rightarrow$ PC
 - In state 0, PCMUX is deasserted, and LD_PC is asserted.
- Memory[MAR] → MDR
 - In state 1, the step will take MEM_CYCLES clocks.)
 - J0, LD_MDR, MIO_EN are asserted.
- MDR \rightarrow BUS
 - In state 5, J2, J1, J0 are asserted, GateMDR is asserted.
- BUS \rightarrow IR
 - In state 5, LD_IR is asserted.

Details II Data/Control Flow

- Generate control signals according to IR[6:0]
 - In state 7, IRD is asserted.
- R-type addition: a2 + a0
 - In state 51, J6 \sim J0 are deasserted, RS2En, RS1En are asserted.
- R-type addition: results write back to a4
 - In state 51, LD_REG, GateALUSHF are asserted.
- Go back to state 0

Implementations

Implementations Repo. Organization



Repo. Organization

Implementations I Operations in One Clock Cycle

```
* execute a cycle
 */
void cycle() {
     * core steps
    eval_micro_sequencer();
    cycle_memory();
    eval_bus_drivers();
    drive_bus();
    latch_datapath_values();
    CURRENT_LATCHES = NEXT_LATCHES;
    CYCLE COUNT++;
```

Implementations I Five Input Tristate Drivers

```
value_of_GatePC = 0;
value_of_GateMAR = 0;
value_of_GateMDR = 0;
value_of_GateALUSHF = 0;
value_of_GateRS2 = 0;
```

Implementations I Three Intermediate Values for Data Path

```
int value_of_MARMUX = 0,
value_of_alu,
value_of_shift_function_unit = 0;
```

Implementations I Implementation of value_of_MARMUX

```
value of MARMUX = addr2 mux(
    get ADDR2MUX(CURRENT LATCHES.MICROINSTRUCTION),
    0,
    sext unit (mask val (CURRENT LATCHES.IR, 31, 20), 12),
    sext unit(
        s format imm gen unit (
            mask val(CURRENT LATCHES.IR, 11, 7),
            mask val (CURRENT LATCHES.IR, 31, 25)
        ),
        12
    ),
    sext unit (
        j format imm gen unit (
            mask val(CURRENT LATCHES.IR, 31, 31),
            mask_val(CURRENT_LATCHES.IR, 30, 21),
            mask_val(CURRENT_LATCHES.IR, 20, 20),
            mask val(CURRENT LATCHES.IR, 19, 12)
        ),
        20
```

Implementations II Implementation of value_of_MARMUX

```
) + addr1 mux(
   get ADDR1MUX (CURRENT LATCHES.MICROINSTRUCTION),
    0,
   CURRENT_LATCHES.PC,
   rs1 en(
        get_RS1En(CURRENT_LATCHES.MICROINSTRUCTION),
        0,
        CURRENT_LATCHES.REGS[mask_val(CURRENT_LATCHES.IR, 19,
           15)1
   ),
    sext unit (
        b format imm gen unit (
            mask val (CURRENT LATCHES.IR, 7, 7),
            mask val (CURRENT LATCHES.IR, 11, 8),
            mask val(CURRENT LATCHES.IR, 30, 25),
            mask val (CURRENT LATCHES.IR, 31, 31)
        ),
        12
```

Implementations III Implementation of value_of_MARMUX

```
);
```

Implementation of value_of_alu

```
value_of_alu = alu(
    mask_val(CURRENT_LATCHES.IR, 14, 12),
    mask val(CURRENT_LATCHES.IR, 31, 25),
    rs1 en(
        get RS1En (CURRENT LATCHES.MICROINSTRUCTION),
        0,
        CURRENT LATCHES.REGS [mask val (CURRENT LATCHES.IR, 19,
           15)1
    rs2 mux(
        get RS2MUX (CURRENT LATCHES.MICROINSTRUCTION),
        rs2 en(
            get RS2En (CURRENT LATCHES.MICROINSTRUCTION),
            0,
            CURRENT_LATCHES.REGS[mask_val(CURRENT_LATCHES.IR,
                24, 20)1
        sext_unit(mask_val(CURRENT_LATCHES.IR, 31, 20), 12)
```

Implementations II Implementation of value_of_alu

);

Implementations I Intermidate Variables for Bus Drivers

Implementations I Drive Bus

```
switch (( GateMDR << 4) + ( GateRS2 << 3) + ( GatePC << 2) + (
   GateALUSHF << 1) + ( GateMAR) ) {</pre>
    case 0:
        BUS = 0;
        break;
    case 1:
        error("Lab3-3 assignment: when value = 1, BUS = ?; \n")
    case 2:
        error("Lab3-3, assignment: when value = 1, BUS = ?; \n")
    case 4:
        error("Lab3-3 assignment: when value = 1, BUS = ?; \n")
    case 8:
        error("Lab3-3_assignment: when value = 1, BUS = ?; \n")
    case 16:
```

Implementations II Drive Bus


```
error("Lab3-3_assignment:_when_value_=_1,_BUS_=_?;\n")
;
default:
    BUS = 0;
    warn("unknown_gate_drivers_for_BUS\n");
}
```

Lab 3-3 Assignment

Lab 3-3 Assignment Pre-requisites

Get Latest Updates of the Lab

- Click https://github.com/baichen318.
- Follow my GitHub account.
 Follow me through GitHub, so that you can see any latest updates of the lab!



Lab 3-3 Assignment Pre-requisites

Get RISC-V LC

- \$ git clone https://github.com/baichen318/ceng3420.git
- \$ cd ceng3420
- \$ git checkout lab3.3

Compile (Linux/MacOS environment is suggested)

\$ make

Run the RISC-V LC

• \$./riscv-lc <uop> <*.bin> # RISCV-LC can execute successfully if you have implemented it.

Lab 3-3 Assignment Assignment Content

In riscv-lc.c,

- Finish eval_bus_drivers
- Finish drive_bus

These unimplemented codes are commented with Lab3-3 assignment.

Lab 3-3 Assignment Verification

Benchmarks

Verify your codes with these benchmarks (inside the benchmarks directory)

- isa.bin
- count10.bin
- swap.bin

Verification

- isa.bin \rightarrow a3 = -18/0xffffffee and MEMORY[0x84 + 16] = 0xffffffee
- count10.bin \rightarrow t2 = 55/0x00000037
- swap.bin → NUM1 changes from 0xabcd to 0x1234 and NUM2 changes from 0x1234 to 0xabcd

Lab 3-3 Assignment Submission

Submission Method:

Submit a zip file into Blackboard. The zip file includes

- Your implementations, *i.e.*, three riscv-lc.c source codes for three parts of Lab 3. The sources should be renamed to name-sid-lab3-1.c, name-sid-lab3-2.c, and name-sid-lab3-3.c, respectively (e.g., zhangsan-1234567890-lab3-1.c, zhangsan-1234567890-lab3-2.c, etc.).
- A lab report (name-sid-lab3.pdf) illustrates your implementation for three parts of Lab 3 and all console results (screenshots).

Deadline: 23:59, 30 Apr. (Sat)

Lab 3-3 Assignment Tips

Tips

Inside docs, there are five valuable documents for your reference!

- riscv-lc.pdf
- fsm.pdf
- opcodes-rv32i: RV32I opcodes
- riscv-spec-20191213.pdf: RV32I specifications
- risc-v-asm-manual.pdf: RV32I assembly programming manual