CENG 3420 Lab2 Report

Name: Tam Rocky Lok Ki

SID: 1155158247

Lab2.1

Integer Register-Immediate Instructions:

```
if (is_opcode(opcode) == ADDI) {
    binary = (0x04 << 2) + 0x03;
    binary += (reg_to_num(arg1, line_no) << 7);</pre>
    binary += (reg_to_num(arg2, line_no) << 15);</pre>
    binary += (MASK11_0(validate_imm(arg3, 12, line_no)) << 20);</pre>
} else if (is_opcode(opcode) == SLLI) {
    binary = (0x04 << 2) + 0x03;
    binary += (reg_to_num(arg1, line_no) << 7);</pre>
    binary += 0x01 << 12;
    binary += (reg_to_num(arg2, line_no) << 15);</pre>
    binary += (MASK11_0(validate_imm(arg3, 12, line_no)) << 20);</pre>
} else if (is_opcode(opcode) == XORI) {
    binary = (0x04 << 2) + 0x03;
    binary += (reg_to_num(arg1, line_no) << 7);</pre>
    binary += 0x04 << 12;
    binary += (reg_to_num(arg2, line_no) << 15);</pre>
    binary += (MASK11_0(validate_imm(arg3, 12, line_no)) << 20);</pre>
} else if (is_opcode(opcode) == SRLI) {
    binary = (0x04 << 2) + 0x03;
    binary += (reg_to_num(arg1, line_no) << 7);</pre>
    binary += 0x05 << 12;
    binary += (reg_to_num(arg2, line_no) << 15);</pre>
    binary += (MASK11_0(validate_imm(arg3, 12, line_no)) << 20);</pre>
} else if (is_opcode(opcode) == SRAI) {
    binary = (0x04 << 2) + 0x03;
    binary += (reg_to_num(arg1, line_no) << 7);</pre>
    binary += 0x05 << 12;
    binary += (reg_to_num(arg2, line_no) << 15);</pre>
    binary += (MASK11_0(validate_imm(arg3, 12, line_no)) << 20);</pre>
    binary += 0x01 << 30;
```

Figure 1.1 Integer Register-Immediate Instructions (ADDI, SLLI, ARLI, SRAI)

```
} else if (is_opcode(opcode) == ORI) {
    /* Lab2-1 assignment */
    binary = (0x04 << 2) + 0x03;
    binary += (reg_to_num(arg1, line_no) << 7);
    binary += 0x06 << 12;
    binary += (reg_to_num(arg2, line_no) << 15);
    binary += (MASK11_0(validate_imm(arg3, 12, line_no)) << 20);

} else if (is_opcode(opcode) == ANDI) {
    /* Lab2-1 assignment */
    binary = (0x04 << 2) + 0x03;
    binary += (reg_to_num(arg1, line_no) << 7);
    binary += 0x03 << 12;
    binary += (reg_to_num(arg2, line_no) << 15);
    binary += (MASK11_0(validate_imm(arg3, 12, line_no)) << 20);

} else if (is_opcode(opcode) == LUI) {
    /* Lab2-1 assignment */
    binary = (0x00 << 2) + 0x03;
    binary += (reg_to_num(arg1, line_no) << 7);
    binary += (reg_to_num(arg1, line_no) << 7);
    binary += (reg_to_num(arg1, line_no) << 7);
    binary += handle_label_or_imm(arg2, label_table, cmd_no, line_no) & 0xFFFFF000;
}</pre>
```

Figure 1.2 Integer Register-Immediate Instructions (ORI, ANDI, LUI)

Integer Register-Register Operations:

```
| else if (is_opcode(opcode) == ADD) {
| binary = (0x0C < 2) + 0x03; |
| binary += (reg_to_num(arg1, line_no) << 7); |
| binary += (reg_to_num(arg2, line_no) << 15); |
| binary += (reg_to_num(arg3, line_no) << 20); |
| binary += (is_opcode(opcode) == SUB) {
| /* Lab2-1 assignment */ |
| binary += (reg_to_num(arg1, line_no) << 7); |
| binary += (reg_to_num(arg2, line_no) << 7); |
| binary += (reg_to_num(arg3, line_no) << 7); |
| binary += (reg_to_num(arg3, line_no) << 7); |
| binary += 0x01 << 30; |
| binary += (reg_to_num(arg3, line_no) << 7); |
| binary += (reg_to_num(arg1, line_no) << 7); |
| binary += (reg_to_num(arg3, line_no) << 7); |
| b
```

Figure 2 Integer Register-Register Operations (ADD, SUB, SLL, XOR, SRL, SRA, OR, AND)

Unconditional Jumps:

Figure 3 Unconditional Jumps (JALR, JAL)

Conditional Branches:

```
else if (is_opcode(opcode) == BEQ) {
    binary = (0x18 << 2) + 0x03;
    binary += (reg_to_num(arg1, line_no) << 15);
    binary += (reg_to_num(arg2, line_no) << 20);
    int offset;
    offset = label_to_num(arg3, 12, label_table, cmd_no, line_no);
    // imm[11]
    binary += ((offset & 0x800) >> 4);
    // imm[4:1]
    binary += ((offset & 0x1E) << 7);
    // imm[10:5]
    binary += ((offset & 0x7E0) << 20);
    // imm[12]
    binary += ((offset & 0x1000) << 19);
} else if (is_opcode(opcode) == BNE) {
    /* Lab2-1 assignment */
    binary = (0x18 << 2) + 0x03;
    binary += (reg_to_num(arg1, line_no) << 15);
    binary += (reg_to_num(arg2, line_no) << 20);
    int offset;
    offset = label_to_num(arg3, 12, label_table, cmd_no, line_no);
    // imm[11]
    binary += ((offset & 0x800) >> 4);
    // imm[4:1]
    binary += ((offset & 0x1E) << 7);
    // imm[10:5]
    binary += ((offset & 0x7E0) << 20);
    // imm[12]
    binary += ((offset & 0x7E0) << 20);
    // imm[12]
    binary += ((offset & 0x1000) << 19);</pre>
```

Figure 4.1 Conditional Branches (BEQ, BNE)

```
} else if (is_opcode(opcode) == BLT) {
    binary = (0x18 << 2) + 0x03;
    binary += 0x04 << 12;
    binary += (reg_to_num(arg1, line_no) << 15);</pre>
    binary += (reg_to_num(arg2, line_no) << 20);</pre>
    int offset;
    offset = label_to_num(arg3, 12, label_table, cmd_no, line_no);
    binary += ((offset & 0x800) >> 4);
    binary += ((offset & 0x1E) << 7);
    binary += ((offset & 0x7E0) << 20);
    binary += ((offset & 0x1000) << 19);
} else if (is_opcode(opcode) == BGE) {
    binary = (0x18 << 2) + 0x03;
    binary += 0x05 << 12;
    binary += (reg_to_num(arg1, line_no) << 15);</pre>
    binary += (reg_to_num(arg2, line_no) << 20);</pre>
    int offset;
    offset = label_to_num(arg3, 12, label_table, cmd_no, line_no);
    binary += ((offset & 0x800) >> 4);
    binary += ((offset & 0x1E) << 7);
    binary += ((offset & 0x7E0) << 20);
    binary += ((offset & 0x1000) << 19);
```

Figure 4.2 Conditional Branches (BLT, BGE)

Load and Store Instructions:

```
else if (is_opcode(opcode) == LB) {
    binary = 0x03;
    binary += (reg_to_num(arg1, line_no) << 7);</pre>
    struct_regs_indirect_addr* ret = parse_regs_indirect_addr(arg2, line_no);
    binary += (reg_to_num(ret->reg, line_no) << 15);</pre>
    binary += (ret->imm << 20);
} else if (is_opcode(opcode) == LH) {
    binary = 0x03;
    binary += (reg_to_num(arg1, line_no) << 7);</pre>
    binary += 0x01 << 12;
    struct_regs_indirect_addr* ret = parse_regs_indirect_addr(arg2, line_no);
    binary += (reg_to_num(ret->reg, line_no) << 15);
    binary += (ret->imm << 20);
} else if (is_opcode(opcode) == LW) {
    binary = 0x03;
    binary += (reg_to_num(arg1, line_no) << 7);</pre>
    binary += 0x02 << 12;
    struct_regs_indirect_addr* ret = parse_regs_indirect_addr(arg2, line_no);
    binary += (reg_to_num(ret->reg, line_no) << 15);</pre>
    binary += (ret->imm << 20);
} else if (is_opcode(opcode) == SB) {
    binary += (0x08 << 2) + 0x03;
    binary += reg_to_num(arg1, line_no) << 20;</pre>
    struct_regs_indirect_addr* ret = parse_regs_indirect_addr(arg2, line_no);
    binary += reg_to_num(ret->reg, line_no) << 15;</pre>
    int offset;
    offset = ret->imm;
    binary += ((offset & 0x1f) << 7);
    binary += ((offset & 0xfE0) << 20);</pre>
```

Figure 5.1 Load (LB, LH, LW)

```
} else if (is_opcode(opcode) == SB) {
   binary += (0x08 << 2) + 0x03;
    binary += reg_to_num(arg1, line_no) << 20;</pre>
    struct_regs_indirect_addr* ret = parse_regs_indirect_addr(arg2, line_no);
    binary += reg_to_num(ret->reg, line_no) << 15;
    int offset;
    binary += ((offset & 0x1f) << 7);
    binary += ((offset & 0xfE0) << 20);
    binary += (0x08 << 2) + 0x03;
    binary += 0x01 << 12;
    binary += reg_to_num(arg1, line_no) << 20;</pre>
    struct_regs_indirect_addr* ret = parse_regs_indirect_addr(arg2, line_no);
    binary += reg_to_num(ret->reg, line_no) << 15;</pre>
   int offset;
    offset = ret->imm;
    binary += ((offset & 0x1f) << 7);
    binary += ((offset & 0xfE0) << 20);
   binary += (0x08 << 2) + 0x03;
    binary += 0x02 << 12;
    binary += reg_to_num(arg1, line_no) << 20;</pre>
    struct_regs_indirect_addr* ret = parse_regs_indirect_addr(arg2, line_no);
    binary += reg_to_num(ret->reg, line_no) << 15;
    int offset;
    offset = ret->imm;
    binary += ((offset & 0x1f) << 7);
    binary += ((offset & 0xfE0) << 20);
```

Figure 5.2 Store (SB, SH, SW)

Console Result:

```
bash tools/validate.sh
tools/../benchmarks/isa.asm
Processing input file tools/../benchmarks/isa.asm
Writing result to output file isa.bin
tools/../benchmarks/swap.asm
Processing input file tools/../benchmarks/swap.asm
Writing result to output file swap.bin
tools/../benchmarks/count10.asm
Processing input file tools/../benchmarks/count10.asm
Writing result to output file count10.bin
[INFO]: You have passed the Lab.
```

Integer Register-Immediate Instructions:

```
int shamt = MASK24_20(cur_inst);
NEXT_LATCHES.REGS[rd] = (signed int) CURRENT_LATCHES.REGS[rs1] << (shamt & 31);</pre>
unsigned int rd = MASK11_7(cur_inst), rs1 = MASK19_15(cur_inst);
unsigned int rd = MASK11_7(cur_inst), rs1 = MASK19_15(cur_inst);
int shamt = MASK24_20(cur_inst);
```

Figure 1.1 Integer Register-Immediate Instructions (ADDI, SLLI, XORI, SRLI)

```
signed int shamt = MASK24_20(cur_inst);
NEXT_LATCHES.REGS[rd] =(signed int) CURRENT_LATCHES.REGS[rs1] >> (shamt & 31);
unsigned int rd = MASK11_7(cur_inst), rs1 = MASK19_15(cur_inst);
int imm12 = sext(MASK31_20(cur_inst), 12);
unsigned int rd = MASK11_7(cur_inst), rs1 = MASK19_15(cur_inst);
int imm12 = sext(MASK31_20(cur_inst), 12);
unsigned int imm20 = MASK31_12(cur_inst);
NEXT_LATCHES.REGS[rd] = imm20 << 12;</pre>
```

Figure 1.2 Integer Register-Immediate Instructions (SRAI, ORI, ANDI, LUI)

Integer Register-Register Operations:

```
unsigned int rd = MASK11_7(cur_inst),
       rs1 = MASK19_15(cur_inst),
       rs2 = MASK24_20(cur_inst);
   NEXT_LATCHES.REGS[rd] = CURRENT_LATCHES.REGS[rs1] + CURRENT_LATCHES.REGS[rs2];
    unsigned int rd = MASK11_7(cur_inst),
       rs1 = MASK19_15(cur_inst),
       rs2 = MASK24_20(cur_inst);
   NEXT_LATCHES.REGS[rd] = CURRENT_LATCHES.REGS[rs1] - CURRENT_LATCHES.REGS[rs2];
   unsigned int rd = MASK11_7(cur_inst),
       rs1 = MASK19_15(cur_inst),
       rs2 = MASK24_20(cur_inst);
   NEXT_LATCHES.REGS[rd] = CURRENT_LATCHES.REGS[rs1] << NEXT_LATCHES.REGS[rs2];</pre>
void handle_xor(unsigned int cur_inst) {
   unsigned int rd = MASK11_7(cur_inst),
       rs2 = MASK24_20(cur_inst);
    NEXT_LATCHES.REGS[rd] = CURRENT_LATCHES.REGS[rs1] ^ CURRENT_LATCHES.REGS[rs2];
```

Figure 2.1 Integer Register-Register Operations (ADD, SUB, SLL, XOR)

Figure 2.2 Integer Register-Register Operations (SRL, SRA, OR, AND)

Unconditional Jumps:

```
unsigned int rs1 = MASK19_15(cur_inst);
unsigned int rd = MASK11_7(cur_inst);
int imm12 = sext((MASK31_20(cur_inst)),12);
NEXT_LATCHES.PC = CURRENT_LATCHES.REGS[rs1] + imm12;
NEXT_LATCHES.REGS[rd] = CURRENT_LATCHES.PC + 4;
unsigned int rd = MASK11_7(cur_inst);
    (MASK19_12(cur_inst) << 12) + \
    (MASK30_21(cur_inst) << 1);
NEXT_LATCHES.REGS[rd] = CURRENT_LATCHES.PC + 4;
```

Figure 3 Unconditional Jumps (JALR, JAL)

Conditional Branches:

Figure 4.1 Conditional Branches (BEQ, BNE)

Figure 4.2 Conditional Branches (BLT, BGE)

Load Instructions:

```
unsigned int rd = MASK11_7(cur_inst), rs1 = MASK19_15(cur_inst);
signed int imm12 = sext((MASK31_20(cur_inst)),12);
unsigned int rd = MASK11_7(cur_inst), rs1 = MASK19_15(cur_inst);
int imm12 = sext((MASK31_20(cur_inst)),12);
NEXT_LATCHES.REGS[rd] = sext(((MEMORY[CURRENT_LATCHES.REGS[rs1]+imm12+1]<<8) +</pre>
                               (MEMORY[CURRENT_LATCHES.REGS[rs1]+imm12])),16);
unsigned int rd = MASK11_7(cur_inst), rs1 = MASK19_15(cur_inst);
int imm12 = sext((MASK31_20(cur_inst)),12);
NEXT_LATCHES.REGS[rd] = ((MEMORY[CURRENT_LATCHES.REGS[rs1]+imm12+3]<<24) +</pre>
                         (MEMORY[CURRENT_LATCHES.REGS[rs1]+imm12+2]<<16) +
                         (MEMORY[CURRENT_LATCHES.REGS[rs1]+imm12]));
```

Figure 5 Load Instructions (LB, LH, LW)

Store Instructions:

```
void handle_sb(unsigned int cur_inst) {
    unsigned int rs1 = MASK19_15(cur_inst), rs2 = MASK24_20(cur_inst);
    int imm12 = sext((MASK31_25(cur_inst)<<5) + (MASK11_7(cur_inst)) ,12);</pre>
    MEMORY[NEXT_LATCHES.REGS[rs1]+imm12] = sext(CURRENT_LATCHES.REGS[rs2],8);
    MEMORY[NEXT_LATCHES.REGS[rs1]+imm12+1] = sext(CURRENT_LATCHES.REGS[rs2],8)>>8;
    MEMORY[NEXT_LATCHES.REGS[rs1]+imm12+2] = sext(CURRENT_LATCHES.REGS[rs2],8)>>16
    MEMORY[NEXT_LATCHES.REGS[rs1]+imm12+3] = sext(CURRENT_LATCHES.REGS[rs2],8)>>24
void handle_sh(unsigned int cur_inst) {
    unsigned int rs1 = MASK19_15(cur_inst), rs2 = MASK24_20(cur_inst);
    int imm12 = sext((MASK31_25(cur_inst)<<5) + (MASK11_7(cur_inst)) ,12);</pre>
    MEMORY[NEXT_LATCHES.REGS[rs1]+imm12] = sext(CURRENT_LATCHES.REGS[rs2],16);
    MEMORY[NEXT_LATCHES.REGS[rs1]+imm12+1] = sext(CURRENT_LATCHES.REGS[rs2],16)>>8
    MEMORY[NEXT_LATCHES.REGS[rs1]+imm12+3] = sext(CURRENT_LATCHES.REGS[rs2],16)>>24
void handle_sw(unsigned int cur_inst) {
    unsigned int rs1 = MASK19_15(cur_inst), rs2 = MASK24_20(cur_inst);
    int imm12 = sext((MASK31_25(cur_inst)<<5) + (MASK11_7(cur_inst)) ,12);</pre>
    MEMORY[NEXT_LATCHES.REGS[rs1]+imm12] = CURRENT_LATCHES.REGS[rs2];
    MEMORY[NEXT_LATCHES.REGS[rs1]+imm12+1] = CURRENT_LATCHES.REGS[rs2]>>8;
    MEMORY[NEXT_LATCHES.REGS[rs1]+imm12+2] = CURRENT_LATCHES.REGS[rs2]>>16;
    MEMORY[NEXT_LATCHES.REGS[rs1]+imm12+3] = CURRENT_LATCHES.REGS[rs2]>>24;
    NEXT_LATCHES.REGS[rs1]=CURRENT_LATCHES.REGS[rs2]<<imm12;</pre>
```

Figure 6 Store Instructions (SB, SH, SW)

Console Result:

```
bash tools/validate.sh
tools/../benchmarks/isa.asm
Processing input file tools/../benchmarks/isa.asm
Writing result to output file isa.bin
tools/../benchmarks/swap.asm
Processing input file tools/../benchmarks/swap.asm
Writing result to output file swap.bin
tools/../benchmarks/count10.asm
Processing input file tools/../benchmarks/count10.asm
Writing result to output file count10.bin
[INFO]: You have passed the Lab.
```