

CENG3420

Lab 3-2: RISC-V Litter Computer (RISC-V LC)

Chen BAI
Department of Computer Science & Engineering
Chinese University of Hong Kong
cbai@cse.cuhk.edu.hk


Spring 2022


Outline

- 1 Introduction
- 2 Workflow
- 3 Implementations
- 4 Lab 3-2 Assigment


Introduction

Introduction RISC-V LC





Introduction RISC-V LC



6/25

Introduction Finite State Machine in RISCV-LC

- A state in RISCV-LC is indexed by 7 bits (7 control signals, i.e., J6, J5, J4, J3, J2, J1, J0).
- A state in RISCV-LC is consist of 33 bits (33 control signals).
- A control read-only memory (ROM) stores all states.
- Control Signal Selection Logic & IR[6:0] controls the state transition.
- There are 22 different states for RISCV-LC.


Workflow

Workflow Notice

Notice

- Single bus distributed registers design.
- A single memory holds both instructions and data.
- The first instruction is placed at the address 0x0.
- The data are placed at the end of all instructions.
- PC is initialized as 0x0.

Workflow The Data Structure Organization in Memory



Source codes \leftrightarrow Machine codes \leftrightarrow Organization in memory

Workflow Initial Steps

- $PC \rightarrow BUS$
- BUS \rightarrow MAR
- PC $+4 \rightarrow$ PC
- Memory[MAR] \rightarrow MDR
- $MDR \rightarrow BUS$
- BUS \rightarrow IR
- Generate control signals according to IR[6:0]

Implementations

Implementations I Operations in One Clock Cycle

```
* execute a cycle
 */
void cycle() {
     * core steps
    eval_micro_sequencer();
    cycle_memory();
    eval_bus_drivers();
    drive_bus();
    latch_datapath_values();
    CURRENT_LATCHES = NEXT_LATCHES;
    CYCLE COUNT++;
```

Implementations I Memory Specifications

```
/* Main memory */
#define MEM_CYCLES 5
#define BYTES_IN_MEM 0x2000000
unsigned char MEMORY[BYTES_IN_MEM];
/* 'MEM_VAL' saves the output of the main memory at each cycle
    */
int MEM_VAL;
```

Implementations I Data Size Selection

```
int datasize_mux(unsigned int data_size, int funct3, int zero) {
   if (data_size) {
        switch(data_size) {
            case 0:
                return zero;
                case 1:
                     return ~(funct3 & 0x3);
        }
    } else
        return zero;
}
```

Implementations I Write Memory

```
// 8-bit
MEMORY[CURRENT_LATCHES.MAR] = MASK7_0 (CURRENT_LATCHES.MDR);
// 16-bit
MEMORY[CURRENT_LATCHES.MAR] = MASK7_0 (CURRENT_LATCHES.MDR);
MEMORY[CURRENT_LATCHES.MAR + 1] = MASK15_8 (CURRENT_LATCHES.MDR);
// ...
```

Implementations I Read Memory

Implementations I Load Values


```
// LD_REG
REGS[mask_val(CURRENT_LATCHES.IR, 11, 7)] = BUS;
// Why do we load a register with a value from bit 7 to bit 11?
```

Lab 3-2 Assignment

Lab 3-2 Assignment Pre-requisites

Get Latest Updates of the Lab

- Click https://github.com/baichen318.
- Follow my GitHub account.
 Follow me through GitHub, so that you can see any latest updates of the lab!



Lab 3-2 Assignment Pre-requisites

Get RISC-V LC

- \$ git clone https://github.com/baichen318/ceng3420.git
- \$ cd ceng3420
- \$ git checkout lab3.2

Compile (Linux/MacOS environment is suggested)

\$ make

Run the RISC-V LC

• \$./riscv-lc <uop> <*.bin> # RISCV-LC can execute successfully if you have implemented it.

Lab3.2 Assignment Assignment Content

In riscv-lc.c,

- Finish cycle_memory
- Finish latch_datapath_values

These unimplemented codes are commented with Lab3-2 assignment

Lab 3-2 Assignment Verification

Benchmarks

Verify your codes with these benchmarks (inside the benchmarks directory)

- isa.bin
- count10.bin
- swap.bin

Verification

- isa.bin \rightarrow a3 = -18/0xffffffee and MEMORY[0x84 + 16] = 0xffffffee
- count10.bin \rightarrow t2 = 55/0x00000037
- swap.bin \rightarrow NUM1 changes from 0xabcd to 0x1234 and NUM2 changes from 0x1234 to 0xabcd

Lab 3-2 Assignment Submission

Submission Method:

Submit the zip file (including codes and a report) after the whole lectures of Lab3 into **Blackboard**.

Lab 3-2 Assignment Tips

Tips

Inside docs, there are five valuable documents for your reference!

- riscv-lc.pdf
- fsm.pdf
- opcodes-rv32i: RV32I opcodes
- riscv-spec-20191213.pdf: RV32I specifications
- risc-v-asm-manual.pdf: RV32I assembly programming manual