Programmable Processors

Control Unit

- Instruction memory (ROM):128 X 16
- Data memory (RAM): 256 X 16
- Register file: 16 X 16
- ALU: Two 16-bit inputs, 16-bit output

Refresh - The Sizes of Things

- Instruction Set List of allowable instructions and their representation in memory
- Each of our instructions is 16 bits long
- Most of them contain some address information
- General form : operation source destination

NOOP instruction - **0000 0000 0000 0000**

STORE instruction $-0001 ext{ } ext{r}_3 ext{r}_2 ext{r}_1 ext{r}_0 ext{ } ext{d}_7 ext{d}_6 ext{d}_5 ext{d}_4 ext{d}_3 ext{d}_2 ext{d}_1 ext{d}_0$

LOAD instruction - 0010 $d_7d_6d_5d_4d_3d_2d_1d_0$ $r_3r_2r_1r_0$


ADD instruction - 0011 ra₃ra₂ra₁ra₀ rb₃rb₂rb₁rb₀ rc₃rc₂rc₁rc₀

SUBTRACT instruction - 0100 ra₃ra₂ra₁ra₀ rb₃rb₂rb₁rb₀ rc₃rc₂rc₁rc₀


HALT instruction - 0101 0000 0000 0000

'r's are Register File locations (4 bits each)
'd's are Data Memory locations (8 bits each)

Refresh - 6-Instruction Processor



Pic of Processor Modules



Instruction Memory PC IR State Machine **Control Unit**

Along the Control Unit side ...

Similar as previous examples

- Under Quartus, create a new .mif file, name it say, A.mif. Later manually type into each location a decimal number converted from your 16-bits instructions.
- Use Altera Library and build a 1-port ROM module, say, InstMemory.v. Make sure during the configuration procedure you have associated InstMemory.v with A.mif.

Instruction Memory Module



Here should be the mif file you created for your RAM/ROM

```
• WI CII_U (1 UU//)
defparam
        altsyncram component.clock enable input a = "MYPASS"
        altsyncram component.clock enable output a
        altsyncram_componer.init_file = "DataMemory.mif",
        altsyncram_component.intenueu_device_family - cyclone IV E",
        altsyncram component.lpm hint = "ENABLE RUNTIME MOD=YES, INSTANCE NAME=DATA",
        altsyncram component.lpm type = "altsyncram",
        altsyncram component.numwords a = 256,
        altsyncram_component.operation_mode = "SINGLE PORT",
        altsyncram component.outdata acla a
        altsyncram_component. utdata_reg_a = "UNREGISTERED",
        altsyncram component.power up uninicialized =
        altsyncram_component.read_during_write_mode_nort_a = "NEW_DATA_NO_NBE READ",
        altsyncram component.widthad a = 8,
        altsyncram component.width a = 16,
        altsyncram component.width byteena a = 1;
```

Here if showing "clock" change it to be "UNREGISTERED"

Regarding the memory.v file

Instruction Memory PC IR State Machine **Control Unit**

Along the Control Unit side ...

- PC is purely a counter
 - Required input signals: Clock, Clr, Up
 - Required output signal: address (7-bit) to access instruction memory
 - Notice here Clr is active high from FSM
- IR is purely a group of flip-flops which will latch out the input signal
 - Required input signals: Clock, Id, instruction from instruction memory
 - Required output signal: instruction to the finite state machine

PC and IR Modules

Instruction Memory

PC

IR

State Machine

Control Unit

Combing PC+ROM+IR & Test!

Instruction Memory


PC

IR


State Machine

Control Unit

Along the Control Unit side ...



Original State Machine





State Machine Output Definitions

Variable	Meaning
PC_clr	Program counter (PC) clear command
IR_ld	Instruction load command
PC_up	PC increment command
D_addr	Data memory address (8 bits)
D_wr	Data memory write enable
RF_s	Mux select line
RF_Ra_addr	Register file A-side read address (4 bits)
RF_Rb_addr	Register file B-side read address (4 bits)
RF_W_en	Register file write enable
RF_W_Addr	Register file write address (4 bits)
ALU_s0	ALU function select (3 bits)

State Machine State Outputs

State	Non-Zero Outputs
Init	PC_clr = 1
Fetch	IR_ld = 1, PC_up =1
Decode	Check the opcode
LoadA	D_addr = IR[11:4], RF_s = 1, RF_W_addr = IR[3:0]
LoadB	D_addr = IR[11:4], RF_s = 1, RF_W_addr = IR[3:0], RF_W_en = 1
Store	D_addr = IR[7:0], D_wr = 1, RF_Ra_addr = IR[11:8]
Add, Sub	$RF_Ra_addr = IR[11:8]$, $RF_Rb_addr = IR[7:4]$, $RF_W_addr = IR[3:0]$, $RF_W_en = 1$, $ALU_s0 = alu function (1 for Add or 2 for Sub), RF_s = 0$
Halt	





Control Unit module should instantiate the following submodules:

```
PC.sv
IR.sv
InstMemory.v
FSM.sv
```

Required input signals: Clock, ResetN (Notice here the ResetN signal is required for FSM; it is active low!)

Required output signals: PC_Out, IR_Out, OutState, NextState, D_Addr, D_Wr,RF_s, RF_W_en, RF_Ra_Addr, RF_Rb_Addr, RF_W_Addr, ALU_s0

Build Control Unit Module and Test it!