# Programmable Processors

Test Processor
The Key Conditioner
Two Clocks .sdc file

- Instruction memory (ROM):128 X 16
- Data memory (RAM): 256 X 16
- Register file: 16 X 16
- ALU: Two 16-bit inputs, 16-bit output

#### Refresh - The Sizes of Things

- Instruction Set List of allowable instructions and their representation in memory
- Each of our instructions is 16 bits long
- Most of them contain some address information
- General form : operation source destination

**NOOP** instruction - **0000 0000 0000 0000** 

**STORE** instruction  $-0001 ext{ } ext{r}_3 ext{r}_2 ext{r}_1 ext{r}_0 ext{ } ext{d}_7 ext{d}_6 ext{d}_5 ext{d}_4 ext{d}_3 ext{d}_2 ext{d}_1 ext{d}_0$ 

**LOAD** instruction - 0010  $d_7d_6d_5d_4d_3d_2d_1d_0$   $r_3r_2r_1r_0$ 


ADD instruction - 0011 ra<sub>3</sub>ra<sub>2</sub>ra<sub>1</sub>ra<sub>0</sub> rb<sub>3</sub>rb<sub>2</sub>rb<sub>1</sub>rb<sub>0</sub> rc<sub>3</sub>rc<sub>2</sub>rc<sub>1</sub>rc<sub>0</sub>

SUBTRACT instruction - 0100 ra<sub>3</sub>ra<sub>2</sub>ra<sub>1</sub>ra<sub>0</sub> rb<sub>3</sub>rb<sub>2</sub>rb<sub>1</sub>rb<sub>0</sub> rc<sub>3</sub>rc<sub>2</sub>rc<sub>1</sub>rc<sub>0</sub>


HALT instruction - 0101 0000 0000 0000

'r's are Register File locations (4 bits each)
'd's are Data Memory locations (8 bits each)

#### Refresh - 6-Instruction Processor



#### **Pic of Processor Modules**



Processor

Control Unit

Datapath

Processor module should instantiate the following submodules:

ControlUnit.sv
DataPath.sv

Required input signals: Clk, Reset

Required output signals: IR\_Out, PC\_Out, State, NextState, ALU\_A, ALU\_B, ALU\_Out

#### Combine Control Unit and DP in Processor Module and Test it!

- Test submodules from lowest level.
- Test your control unit module and ensure it works as expected
  - Initialize the ROM with translated instructions from Lab4
- Test your datapath module and ensure it works as expected
  - Initialize the RAM with given data in the project assignment
- Write the Processor by instantiating Control Unit module and Datapath module and wiring them together.
- Test the processor module by running runrtlFSM.do
- At this point you should be able to notice the state machine works but ALU\_A, ALU\_B, and ALU\_out are all zeros.
- Check your memory.v file; revise it as shown on next page
- NOTE: if testing with ModelSim doesn't work it won't help by trying testing on DE2 board.

#### **Testing your Processor**

## Here should be the mif file you created for your RAM


```
. WI CII U ( 1 UU / / )
defparam
        altsyncram component.clock enable input a = "MYPASS"
        altsyncram component.clock enable output a
        altsyncram_componer.init_file = "DataMemory.mif",
        altsyncram component.intenueu device ramily - cyclone IV E",
        altsyncram component.lpm hint = "ENABLE RUNTIME MOD=YES, INSTANCE NAME=DATA",
        altsyncram component.lpm type = "altsyncram",
        altsyncram component.numwords a = 256,
        altsyncram component.operation mode = "SINGLE PORT",
        altsyncram component.outdata acla a
        altsyncram_component. utdata_reg a = "UNREGISTERED",
        altsyncram component.power up uninicialized =
        altsyncram component.read during write mode ort a = "NEW DATA NO NBE READ",
        altsyncram component.widthad a = 8,
        altsyncram component.width a = 16,
        altsyncram component.width byteena a = 1;
```

Here if showing "clock" change it to be "UNREGISTERED"


## Inside the memory.v file

# The Key Conditioner

Using ButtonSync and a Filter



#### **Mechanical Switch**




# **Key Conditioner**


```
//TCES 330 Spring 2025
//The Key Filter follows a button synchronizer
//allows at most 10 output signals per second
//with a 50MHz clock
module KeyFilter (Clk, In, Out);
          input Clk, In; //Clock and input signal of the system
          output logic Out; //Output of the filter
          localparam DUR = 5\ 000\ 000\ -\ 1;
          logic [32:0] Countdown = 0;
          always @(posedge Clk) begin
                                                       Allows at most 10
                     Out <= 0; //initial output value
                     if(Countdown == 0) begin
                                                       output signals per
                       if(In) begin
                           Out <= 1;
                                                       second (assuming
                          Countdown <= DUR;
                                                       a 50 MHz clock).
                       end
                     end
                     else begin
                               Countdown <= Countdown - 1;
                     end
          end
endmodule
```

### **Key Filter**


# TimeQuest: Two Clocks Processor clock (from the KEY) and the 50 MHz clock for the filter circuit




#### **To Create Processor Clock**



**To Find the Processor Clock** 



#### **Run to Create Processor Clock**



#### **Create 50 MHz Clock as Usual**

# Your sdc File Should Show Two Clocks

```
# Create Clock
create clock -name {sysClock} -period 20.000 -waveform { 0.000 10.000 } [get ports {CLOCK 50}]
create clock -name {buttonClock} -period 500.000 -waveform { 0.000 250.000 } [get nets {KF|Out}]
create clock -name {altera reserved tck} -period 100.000 -waveform { 0.000 50.000 } [get ports {altera reserved tck}]
 Create Generated Clock
# Set Clock Latency
# Set Clock Uncertainty
set clock uncertainty -rise from [get clocks {buttonClock}] -rise to [get clocks {buttonClock}] 1.000
set_clock_uncertainty -rise_from [get_clocks {buttonClock}] -fall_to [get_clocks {buttonClock}] 1.000
set_clock_uncertainty -fall_from [get_clocks {buttonClock}] -rise_to [get_clocks {buttonClock}] 1.000
set clock uncertainty -fall from [get clocks {buttonClock}] -fall to [get clocks {buttonClock}] 1.000
set clock uncertainty -rise from [get clocks {sysClock}] -rise to [get clocks {sysClock}] 1.000
set_clock_uncertainty -rise_from [get_clocks {sysClock}] -fall_to [get_clocks {sysClock}] 1.000
set_clock_uncertainty -fall_from [get_clocks {sysClock}] -rise_to [get_clocks {sysClock}] 1.000
set clock uncertainty -rise from [get clocks {altera reserved tck}] -fall to [get clocks {altera reserved tck}] 1.000
set clock uncertainty -fall from [get clocks {altera reserved tck}] -rise to [get clocks {altera reserved tck}] 1.000
set_clock_uncertainty -rise_from [get_clocks {altera_reserved_tck}] -rise_to [get_clocks {altera_reserved_tck}] 1.000
set clock uncertainty -fall from [get clocks {altera reserved tck}] -fall to [get clocks {altera reserved tck}] 1.000
```

# In Some Cases, .sdc File Needs to Include a Third Clock