California State University Long Beach Computer Engineering and Computer Science Department CECS 201 – Computer Logic Design I

Lab 5 – Combinational Datapath Components: Encoder and Decoder

Objectives:

- To practice programming an FPGA board using Vivado SW and test the implemented design
- To practice vectors, always and case statement in Verilog
- To lean about module instantiation and make hierarchical design in Verilog
- To support learning about combinational datapath components: an Encoder and a Decoder

Theory:

This lab assignment will help you put in practice concepts covered in chapter "Combinational Datapath Components" particularly sub-section "Decoder": please make sure to study the corresponding chapter and do corresponding homework assignment in preparation for this lab assignment.

Setup:

Please follow the setup instruction provided in the Lab 1 assignment.

Assignment:

This lab assignment supports learning about design of Combinational Datapath Components: Encoder and Decoder. You will need to create three modules and test each of them: one module and corresponding testbench for a 3-to-8 encoder, another module and the corresponding testbench for a 8-to-3 decoder, and, finally, a module and the corresponding testbench for a top level design that consists of an encoder that is connected to a decoder (enc_dec). Within the body of an encoder and a decoder module you will describe the circuit using a behavioral model (using its desired behavior/function). However, the combined module enc_dec will be described using structural Verilog, i.e. using components and connection that are "inside" the enc_dec module. This is basic for developing a hierarchical design. Finally, you will **implement** (only) an enc_dec on the FPGA board and test it. Follow the instructions in the Steps section and the video tutorials to perform those steps in the same project.

In the conclusion portion of the report, write the expected results and reflect if the simulation shows the expected results. Also add if the FPGA board shows expected output value for each test case. If not, try to figure out why and write this in the report as well.

Steps:

Both Student Virtual Lab (SVL) and Vivado are installed on the computers in the lab. Feel free to install them on your laptop or desktop.

- 1. If you need to use SVL, connect to SVL, as per instructions on BB
- 2. Create a folder lab5 in the labs folder for lab 5 assignment
- 3. Start Vivado 2016.x and follow the instructions on how to create a project (x=2 for CSULB lab computes and SVL). Project name should be lab5-v0 (later, you may wish to create more than one version of the lab assignments *if needed*)
- 4. For each module in this lab populate the top portion with

// Company: CECS 201 – Fall 2019

// Engineer: your name

5. Create a new module to implement a 3-to-8 encoder (Figure 1.) with module name, inputs and outputs as shown in the Figure 2. The function for the decoder is given in the Table 1. Use it to help you fill in the blanks in the module body. Pay attention to "item" in the case statement: in the previous lab, we expressed the values of "item" in decimal form, where here we are using binary form: value of In will be compared to "0000_0001", "0000_0010", etc. Please note that "_" is added just to improve readability and doe not change the value of a binary number.

Table 1. Truth table for 3-to-8 encoder

In[7]	In[6]	In[5]	In[4]	In[3]	In[2]	In[1]	In[0]	Out[2]	Out[1]	Out[0]	Valid
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	0	0	0	1	1
0	0	0	0	0	1	0	0	0	1	0	1
0	0	0	0	1	0	0	0	0	1	1	1
0	0	0	1	0	0	0	0	1	0	0	1
0	0	1	0	0	0	0	0	1	0	1	1
0	1	0	0	0	0	0	0	1	1	0	1
1	0	0	0	0	0	0	0	1	1	1	1




Figure 1. Block diagram of a 3-to-7 encoder

```
`timescale lns / lps
2
  // Company: CECE 201 - Fall 2019
4
  // Engineer:
  // Module Name: encoder
5
  8 module encoder (
9
     input [7:0] In,
10
      output reg [2:0] Out,
11
      output Valid
12
     );
13
14
   assign Valid =
15
16
   always @(
17 Ė
     begin
18
   Out = 3'b000;
19
   case(In)
20
        8'b0000 0001: Out = 3'b000;
21
         8'b0000 0010:
         8'b0000_0100:
22
23
          // insert all other reelvant input cases
24
         8'b1000 0000:
        default: Out = 3'b000;
25
26
       endcase
27
      end
28 endmodule
```

Figure 2. Module encoder, its inputs and outputs, and the module body. In the binary number "_" is added to increase readability.

6. Create a testbench for encoder as per Figure 3. Instantiate the encoder using the variables defined at the beginning of the testbench. Study the code inside "initial" statement: what are the values it produces? You'll need to figure out what does "<<" do.

```
1 'timescale lns / lps
  3
  // Company: CECS 201 - fall 2019
4
  // Engineer:
  5
6
7
8
   module encoder tb();
9
10
  reg [7:0] enc in tb;
11
   wire [2:0] enc out tb;
12
  wire Valid tb;
13
  integer i;
14
15
  //make sure to use the variables declared above to instatnitate the decoder
16
  encoder uut (
                                     );
17
18
  initial begin
19
     enc in tb = 8'b0000 0001;
20
21
     for(i=0;i<9;i=i+1)
22
        #100 enc_in_tb = enc_in_tb << 1;
23
     end
24
  endmodule
25
```

Figure 3. Testbench encoder _tb

- 7. Simulate the testbench and observe the outputs in the simulation window (run the simulation for additional time if needed to observe all test cases). Compare them to the values in Table 1. Include the screenshot of the output in the lab report.
- 8. Create a new module to implement a 3-to-8 decoder (Figure 4.) with module name, inputs and outputs as shown in the Figure 5. The function for the decoder is given in the Table 2. Use it to help you fill in the blanks in the module body.




Figure 4. Block diagram of a 1-bit 4-to-1 mux

Table 2. Truth table for 8-to-3 decoder

enable	In[2]	In[1]	In[0]	Out[7]	Out[6]	Out[5]	Out[4]	Out[3]	Out[2]	Out[1]	Out[0]
0	х	х	х	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

```
1 'timescale lns / lps
3 // Company:
  // Engineer:
6
7 module decoder (
8
     input [2:0] In,
9
     input enable,
10
    output reg [7:0] Out
11
     );
12
  // fill in the blanks
13
14 always @( )
15
   begin
16
     Out = 8'b0000 0000;
17
     if(enable)
18
        // fill in the blanks
19
   case(___)
20
         3'b000: Out = 8'b0000_0001;
21
         3'b001: Out =
22
         // list all pertinant cases
23
         3'b111: Out =
24
         // initialize default
25
        default: Out =
26
        endcase
27
      else
28
        Out = ;
29
    end
30 Aendmodule
```

Figure 5. Module decoder, its inputs and outputs, and the module body. In the binary number "_" is added to increase readability.

9. Create a testbench for decoder as per Figure 6. Instantiate the decoder using the variables defined at the beginning of the testbench. Study the code inside "initial" statement: what are the values it produces?

```
1 'timescale lns / lps
3 // Company: CECS 201 - Fall 2019
4 // Engineer:
5 // Module Name: decoder tb
  8
9 module decoder tb( );
10
11 reg [2:0] In_tb;
12 reg enable_tb;
13 wire [7:0] Out tb;
14 integer i;
15
16 //make sure to use the variables declared above to instatnitate the decoder
17 decoder uut (
                                        );
18
19 initial begin
20
    In_tb = 0;
21
    enable_tb = 1;
22
    for(i=1;i<8;i=i+1)
23
        #100 In_tb = i[2:0] ;
24
25
     #100;
26
    In tb = 0;
27
    enable_tb = 0;
    for(i=1;i<8;i=i+1)
29
      #100 In_tb = i[2:0];
30
     end
31
32 endmodule
```

Figure 6. Testbench decoder _tb

- 10. "Set as top" files containing decoder and decoder_tb modules. Simulate the testbench and observe the outputs in the simulation window (run the simulation for additional time if needed to observe all test cases). Compare them to the values in Table 2. Include the screenshot of the output in the lab report.
- 11. Create a new module to implement an enc_ dec (Figure 7.) with module name, inputs and outputs as shown in the Figure 8. Fill in the blanks and to instantiate the encoder and a decoder and connect them to each other using the schematic given in the Figure 7.




Figure 7. Block diagram of an enc_dec module

```
1 'timescale lns / lps
  3
  // Company:
  // Engineer:
5
  6
7 module enc_dec(
8
     input [7:0] In,
9
     output [7:0] Out
10
11
12
  wire [2:0] code; // code from enc to dec;
13
  wire v; // v_from_enc_to_dec;
14
15
  encoder enc (
                                      );
16 decoder dec (
                                      );
17
18 Aendmodule
19
20
```

Figure 8. Module enc dec, its inputs and outputs, and the module body.

12. Fill in the Table 3. and include it in the report. "code" and "v" are internal wires inside enc_dec module, used to connect the encoder with the decoder.

Table 2. Truth table for 8-to-3 decoder

In[7:0]	code[2:0]	v	Out[7:0]
0000_0000			
0000_0001			
0000_0010			
1000_0000			
1100_0000			

13. Create a testbench for enc_dec as per Figure 9. Instantiate the enc_dec using the variables defined at the beginning of the testbench. Study the code inside "initial" statement: what are the values it produces? Using Table 3. Determine the expected outputs of the testbench.

```
1 'timescale lns / lps
  3
  // Company:
  // Engineer:
   7
  module enc_dec_tb();
8
9
      reg [7:0] TopIn_tb;
10
      wire [7:0] TopOut_tb;
11
      integer i;
12
13
      //instantiate enc dec using the variables
14
      // declared above
15
      enc_dec uut (
                             );
16
17
      initial begin
18
        i=0;
19
         TopIn tb = 0;
20
        #100;
21
22
         TopIn_tb = 1;
23
         #100;
24
         for(i = 0; i < 7; i = i + 1)
25
            #100 TopIn tb = TopIn tb << 1;
26
      end
27 endmodule
```

Figure 9. Testbench for enc_dec

14. When all modules created and added to the project, the "Sources" window will show the hierarchy as in Figure 10.

```
Sources
  □ · / Design Sources (1)
                     enc dec (enc dec.v) (2)
                                                         enc - encoder (encoder.v)
                                                        @ dec - decoder (decoder.v)
  □ □ Simulation Sources (3)
                     in the line in the
                                                            in we uut - enc_dec (enc_dec.v) (2)
                                                                                           -- 🚱 enc - encoder (encoder.v)
                                                                                              · 🔞 dec - decoder (decoder.v)
                                         ····· @ uut - decoder (decoder.v)
                                          uut - encoder (encoder.v)
```

Figure 10. Sources window show correct hierarchy

15. "Set as top" files containing enc_dec and enc_dec _tb. Simulate the testbench and observe the outputs in the simulation window (run the simulation for additional time if needed to observe all test cases). Compare them to the values you populated in Table 3. Include the screenshot(s) of the output in the lab report.

Synthesis:

- 16. Make sure enc_dec and enc_dec _tb are both "set as top", and that enc_dec is functionally correct.
- 17. Constraint file is used to map inputs of your module to switches and LEDs on the FPGA board. Add a constraint file using "Add source" option "Add or create constraints", press "Next". Name the file "enc_dec_NexysA7-100T", press "OK" and "Finish". In "Sources" window, expand "Constraints" and "consts_1", to see the added file, and double click on it, to open it for editing.
- 18. Download file "MasterConstraint_NexysA7-100T.txt" from Lab 4 folder on BB (Figure 11.) and save it locally. Open the file with the text editor (Notepad or WordPad), copy its content to clipboard, and paste the content inside the "enc_dec_NexysA7-100T.xdc" file in the editor.
- 19. Modify the file to map the inputs of the enc_dec to the switches, and the output to LED, as shown in the Figure 12. by removing # at the beginning of an appropriate line, and changing parameters for get ports. Save the file.



Figure 11. Master constraint file for Nexys A7-100T board, in txt format (for easier opening)

```
1 ## This file is a general .xdc for the Nexys A7-100T
2 ## To use it in a project:
3 ## - uncomment the lines corresponding to used pins
4 ## - rename the used ports (in each line, after get ports) according to the top level signal names in the project
 6 ## Clock signal
7 #set_property -dict ( PACKAGE_PIN E3 IOSTANDARD LVCMOS33 ) [get_ports { CLK100MHZ }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
8 #create clock -add -name sys clk pin -period 10.00 -vaveform {0 5} [get ports {CLK100MHZ}];
10
11 ##Switches
14 set property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [get_ports { In[2] }]; #IO_L6N_TO_D08_VREF_14_Sch=sw[2]
16 set property -dict { PACKAGE_PIN R17
                          IOSTANDARD LVCMOS33 } [get ports { In[4] }]; #IO L12N T1 MRCC 14 Sch=sv[4]
17 set property -dict { PACKAGE_PIN RI7 | IOSIANDARD LVCMOS33 } [get ports { In[4] }]; #IO LIN TI DIO 14 Sch=sw[5]
IOSTANDARD LVCMOS18 } [get_ports { SW[8] }]; #IO_L24N_T3_34 Sch=sw[8]
21 #set_property -dict ( PACKAGE_PIN U8 IOSTANDARD LVCMOS18 ) [get_ports ( SW[9] )]; #IO_25_34 Sch=sw[9]
22 #set property -dict ( PACKAGE PIN R16 IOSTANDARD LVCMOS33 ) [get ports ( SW[10] )]; #IO L15P T2 DQS RDWR B 14 Sch=sw[10]
24 #set_property -dict ( PACKAGE PIN H6 IOSTANDARD LVCMOS33 ) [get_ports ( SW[12] )]; #IO_L24P_T3_35 Sch=sw[12]
25 #set property -dict { PACKAGE PIN U12 | IOSTANDARD LVCMOS33 } [get ports { SW[13] }]; #IO L20P T3 A08 D24 14 Sch=sv[13] 
26 #set property -dict { PACKAGE PIN U11 | IOSTANDARD LVCMOS33 } [get ports { SW[14] }]; #IO L19N T3 A09 D25 VREF 14 Sch=sv[14]
28
29 ## LEDs
31 set property -dict { PACKAGE PIN K15 | IOSTANDARD LVCMOS33 } [get ports { Out[1] }]; #IO L24P T3 RS1 15 Sch=led[1] 32 set property -dict { PACKAGE PIN J13 | IOSTANDARD LVCMOS33 } [get ports { Out[2] }]; #IO L17N T2 A25 15 Sch=led[2]
33 set_property -dict { PACKAGE_PIN N14 IOSTANDARD LVCMOS33 } [get_ports { Out[3] }]; #IO_L8P_Ti_D11_14 Sch=led[3]
39 #set property -dict ( PACKAGE PIN T15 IOSTANDARD LVCMOS33 ) [get ports ( LED[9] )]; #IO L14N T2 SRCC 14 Sch=led[9]
```

Figure 12. Mapped switches and LEDs

20. In Flow Navigator, under "Synthesis", press "Run Synthesis". Please note that all the steps from now till the end can take some time, especially if you are running the tool on SVL. The underlying algorithms are very complex.



Figure 13. a) Run Synthesis; b) The synthesis tool is running – top right corner of Vivado window

21. When the synthesis is completed successfully, the pop-up window (and the top right corner) will indicate so (Figure 14.). "Run Implementation" by pressing "OK" or by pressing "Run Implementation" under "Implementation" in "Flow Navigator".




Figure 14. Successfully completed Synthesis and "Run Implementation" option

22. Upon successfully finished Implementation, pop-up window appears. Select "Generate Bitstream" by pressing "OK" or choosing "Generate Bitstream" under "Program and Debug" in "Flow Navigator".




Figure 15. Implementation completed and the next step "Generate Bitstream"

- 23. Now it is time to connect and power on your Nexys A7-100T board. Handle the board gently, plug in the cable into USB port of your computer and in the board, place the POWER switch in ON position. There will be several LEDs that turn on, and a pattern will be cycling on the seven segment displays.
- 24. Back to Vivado: "Open Hardware Manager" either by pressing "OK" (Figure 16.) on the pop-up window or by pressing "Open Hardware Manager" under "Program and Debug" in "Flow Navigator".




Figure 16. Bitstream generated successfully, Open Hardware Manager

- 25. Press "Open Target" and chose "Auto connect" option (Figure 18.a)). Once the tool recognized the board, choose the "Program device" option (Figure 18.b)). Press on the device name "xc7a100t_0" in the drop-down menu.
- 26. Press "Program" while leaving the default options as in Figure 17.



Figure 17. Programming the board




Figure 18. a) Connecting the board; b) Programming the board

- 27. The "light show" on the board will stop. Move the eight rightmost switches (see the .xdc file describing the connections) to test the design. Observe the LEDs "H17" "U16". Does your design work as per specification and simulation?
- 28. Close "Hardware Manager" by pressing X on the blue nav bar in top right (do not need to close the project or Vivado). Move "POWER" switch on the board to "OFF" position and unplug the board.

What to submit:

Upload to Lab_4 Dropdox the following files:

- a. encoder.v, encoder tb.v,
- b. decoder.v, decoder tb.v,
- c. enc dec.v, enc dec NexysA7-100T.xdc, and
- d. your lab report.

The ".v" files can be found in lab5-v0/lab5-v0.srcs/sim_1 and lab5-v0/lab5-v0.srcs/sources_1. Each folder contains a folder "new" and the sources are in that folder. ". xdc" files can be found in lab5-v0\lab5.srcs\constrs_1\new (Figure 20.).




Figure 20. Location of sources and .xdc files for lab4 example

Questions:

The questions to be asked during the demo will be similar, but not limited to, the questions listed below:

- 1. Show the design being simulated: explain the waveform seen during the simulation.
- 2. Observe all testbenches: explain the inputs they generate?
- 3. If there is no "default" statement in encoder module, is there difference in its function when tested using encoder_tb? How about if in the enc_dec module when running enc_dec_tb or on the FPGA board?
- 4. If there is no "default" statement in decoder module, is there difference in its function when tested using decoder_tb? How about if in the enc_dec module when running enc_dec_tb or on the FPGA board?
- 5. Did you have any errors and how did you fix them?
- 6. Explain how the implemented designs work on FPGA board. Is this something you expected? Why or why not?
- 6. Explain **always** block and **case** statement on the example of encoder and decoder.
- 7. Explain **if** statement on the example of decoder.

Copyright: Dr. Jelena Trajkovic, Fall 2019