

California State University Long Beach  
Computer Engineering and Computer Science Department  
CECS 201 – Computer Logic Design I  
Lab 5 – Combinational Datapath Components: Encoder and Decoder

Objectives:

- To practice programming an FPGA board using Vivado SW and test the implemented design
- To practice **vectors**, **always** and **case** statement in Verilog
- To learn about **module** instantiation and make **hierarchical** design in Verilog
- To support learning about combinational datapath components: an Encoder and a Decoder

Theory:

This lab assignment will help you put in practice concepts covered in chapter “Combinational Datapath Components” particularly sub-section “Decoder”: please make sure to study the corresponding chapter and do corresponding homework assignment in preparation for this lab assignment.

Setup:

Please follow the setup instruction provided in the Lab 1 assignment.

Assignment:

This lab assignment supports learning about design of Combinational Datapath Components: Encoder and Decoder. You will need to create three modules and test each of them: one module and corresponding testbench for a 3-to-8 encoder, another module and the corresponding testbench for a 8-to-3 decoder, and, finally, a module and the corresponding testbench for a top level design that consists of an encoder that is connected to a decoder (enc\_dec). Within the body of an encoder and a decoder module you will describe the circuit using a behavioral model (using its desired behavior/function). However, the combined module enc\_dec will be described using structural Verilog, i.e. using components and connection that are “inside” the enc\_dec module. This is basic for developing a hierarchical design. Finally, you will **implement** (only) an enc\_dec on the FPGA board and test it. Follow the instructions in the Steps section and the video tutorials to perform those steps in the same project.

In the conclusion portion of the report, write the expected results and reflect if the simulation shows the expected results. Also add if the FPGA board shows expected output value for each test case. If not, try to figure out why and write this in the report as well.

Steps:

Both Student Virtual Lab (SVL) and Vivado are installed on the computers in the lab. Feel free to install them on your laptop or desktop.

1. If you need to use SVL, connect to SVL, as per instructions on BB
2. Create a folder **lab5** in the **labs** folder for lab 5 assignment
3. Start Vivado 2016.x and follow the instructions on how to create a project (x=2 for CSULB lab computes and SVL). Project name should be lab5-v0 (later, you may wish to create more than one version of the lab assignments *if needed*)
4. For each module in this lab populate the top portion with  
// Company: CECS 201 – Fall 2019  
// Engineer: your name
5. Create a new module to implement a 3-to-8 encoder (Figure 1.) with module name, inputs and outputs as shown in the Figure 2. The function for the decoder is given in the Table 1. Use it to help you fill in the blanks in the module body. Pay attention to “item” in the case statement: in the previous lab, we expressed the values of “item” in decimal form, where here we are using binary form: value of **In** will be compared to “0000\_0001”, “0000\_0010”, etc. Please note that “\_” is added just to improve readability and does not change the value of a binary number.

Table 1. Truth table for 3-to-8 encoder

In[7]	In[6]	In[5]	In[4]	In[3]	In[2]	In[1]	In[0]	Out[2]	Out[1]	Out[0]	Valid
0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	0	0	0	1	0	0	0	1	1
0	0	0	0	0	1	0	0	0	1	0	1
0	0	0	0	1	0	0	0	0	1	1	1
0	0	0	1	0	0	0	0	1	0	0	1
0	0	1	0	0	0	0	0	1	0	1	1
0	1	0	0	0	0	0	0	1	1	0	1
1	0	0	0	0	0	0	0	1	1	1	1




Figure 1. Block diagram of a 3-to-7 encoder

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company: CECE 201 - Fall 2019
4  // Engineer:
5  // Module Name: encoder
6  //////////////////////////////////////////////////
7
8  module encoder(
9      input [7:0] In,
10     output reg [2:0] Out,
11     output Valid
12 );
13
14 assign Valid =
15
16     always @(
17         begin
18             Out = 3'b000;
19             case(In)
20                 8'b0000_0001: Out = 3'b000;
21                 8'b0000_0010:
22                 8'b0000_0100:
23                 // insert all other reelvant input cases
24                 8'b1000_0000:
25                 default: Out = 3'b000;
26             endcase
27         end
28 endmodule

```

Figure 2. Module encoder, its inputs and outputs, and the module body. In the binary number “\_” is added to increase readability.

6. Create a testbench for encoder as per Figure 3. Instantiate the encoder using the variables defined at the beginning of the testbench. Study the code inside “initial” statement: what are the values it produces? You’ll need to figure out what does “<<” do.

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company: CECS 201 - fall 2019
4  // Engineer:
5  //////////////////////////////////////////////////
6
7
8  module encoder_tb( );
9
10  reg [7:0] enc_in_tb;
11  wire [2:0] enc_out_tb;
12  wire Valid_tb;
13  integer i;
14
15  //make sure to use the variables declared above to instantiate the decoder
16  encoder uut (
17
18  );
19  initial begin
20      enc_in_tb = 8'b0000_0001;
21      for(i=0;i<9;i=i+1)
22          #100 enc_in_tb = enc_in_tb << 1;
23      end
24  endmodule
25

```

Figure 3. Testbench encoder\_tb

7. Simulate the testbench and observe the outputs in the simulation window (run the simulation for additional time if needed to observe all test cases). Compare them to the values in Table 1. Include the screenshot of the output in the lab report.
8. Create a new module to implement a 3-to-8 decoder (Figure 4.) with module name, inputs and outputs as shown in the Figure 5. The function for the decoder is given in the Table 2. Use it to help you fill in the blanks in the module body.




Figure 4. Block diagram of a 1-bit 4-to-1 mux

Table 2. Truth table for 8-to-3 decoder

enable	In[2]	In[1]	In[0]	Out[7]	Out[6]	Out[5]	Out[4]	Out[3]	Out[2]	Out[1]	Out[0]
0	x	x	x	0	0	0	0	0	0	0	0
1	0	0	0	0	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0	0	0	1	0
1	0	1	0	0	0	0	0	0	1	0	0
1	0	1	1	0	0	0	0	1	0	0	0
1	1	0	0	0	0	0	1	0	0	0	0
1	1	0	1	0	0	1	0	0	0	0	0
1	1	1	0	0	1	0	0	0	0	0	0
1	1	1	1	1	0	0	0	0	0	0	0

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //////////////////////////////////////////////////
6
7  module decoder(
8      input [2:0] In,
9      input enable,
10     output reg [7:0] Out
11 );
12
13 // fill in the blanks
14 always @(
15     begin
16         Out = 8'b0000_0000;
17         if(enable)
18             // fill in the blanks
19             case(
20                 3'b000: Out = 8'b0000_0001;
21                 3'b001: Out =          ;
22                 // list all pertinent cases
23                 3'b111: Out =          ;
24                 // initialize default
25                 default: Out =          ;
26             endcase
27         else
28             Out =          ;
29     end
30 endmodule

```

Figure 5. Module decoder, its inputs and outputs, and the module body. In the binary number “\_” is added to increase readability.

9. Create a testbench for decoder as per Figure 6. Instantiate the decoder using the variables defined at the beginning of the testbench. Study the code inside “initial” statement: what are the values it produces?

```
1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company: CECS 201 - Fall 2019
4  // Engineer:
5  // Module Name: decoder_tb
6  //////////////////////////////////////////////////
7
8
9  module decoder_tb(    );
10
11  reg [2:0] In_tb;
12  reg enable_tb;
13  wire [7:0] Out_tb;
14  integer i;
15
16  //make sure to use the variables declared above to instantiate the decoder
17  decoder uut (
18
19  );
19  initial begin
20      In_tb = 0;
21      enable_tb = 1;
22      for(i=1;i<8;i=i+1)
23          #100 In_tb = i[2:0] ;
24
25      #100;
26      In_tb = 0;
27      enable_tb = 0;
28      for(i=1;i<8;i=i+1)
29          #100 In_tb = i[2:0] ;
30      end
31
32  endmodule
```

Figure 6. Testbench decoder \_tb

10. “Set as top” files containing decoder and decoder\_tb modules. Simulate the testbench and observe the outputs in the simulation window (run the simulation for additional time if needed to observe all test cases). Compare them to the values in Table 2. Include the screenshot of the output in the lab report.
11. Create a new module to implement an enc\_dec (Figure 7.) with module name, inputs and outputs as shown in the Figure 8. Fill in the blanks and to instantiate the encoder and a decoder and connect them to each other using the schematic given in the Figure 7.




Figure 7. Block diagram of an enc\_dec module

```

1  `timescale 1ns / 1ps
2  //////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  //////////////////////////////////////////////////
6
7  module enc_dec(
8      input [7:0] In,
9      output [7:0] Out
10 );
11
12     wire [2:0] code; // code_from_enc_to_dec;
13     wire v; // v_from_enc_to_dec;
14
15     encoder enc(
16         decoder dec(
17
18     endmodule
19
20

```

Figure 8. Module enc\_dec, its inputs and outputs, and the module body.

12. Fill in the Table 3. and include it in the report. “code” and “v” are internal wires inside enc\_dec module, used to connect the encoder with the decoder.

Table 2. Truth table for 8-to-3 decoder

In[7:0]	code[2:0]	v	Out[7:0]
0000_0000			
0000_0001			
0000_0010			
...			
1000_0000			
1100_0000			

13. Create a testbench for enc\_dec as per Figure 9. Instantiate the enc\_dec using the variables defined at the beginning of the testbench. Study the code inside “initial” statement: what are the values it produces? Using Table 3. Determine the expected outputs of the testbench.

```
1  `timescale 1ns / 1ps
2  ///////////////////////////////////////////////////////////////////
3  // Company:
4  // Engineer:
5  ///////////////////////////////////////////////////////////////////
6
7  module enc_dec_tb();
8
9      reg [7:0] TopIn_tb;
10     wire [7:0] TopOut_tb;
11     integer i;
12
13     //instantiate enc_dec using the variables
14     // declared above
15     enc_dec uut (
16
17         );
18
19     initial begin
20         i=0;
21         TopIn_tb = 0;
22         #100;
23
24         TopIn_tb = 1;
25         #100;
26         for(i = 0;i<7;i=i+1)
27             #100 TopIn_tb = TopIn_tb << 1;
28     end
29 endmodule
```

Figure 9. Testbench for enc\_dec

14. When all modules created and added to the project, the “Sources” window will show the hierarchy as in Figure 10.






Figure 10. Sources window show correct hierarchy

15. “Set as top” files containing enc\_dec and enc\_dec \_tb. Simulate the testbench and observe the outputs in the simulation window (run the simulation for additional time if needed to observe all test cases). Compare them to the values you populated in Table 3. Include the screenshot(s) of the output in the lab report.

### **Synthesis:**

16. Make sure enc\_dec and enc\_dec \_tb are both “set as top”, and that enc\_dec is functionally correct.
17. Constraint file is used to map inputs of your module to switches and LEDs on the FPGA board. Add a constraint file using “Add source” option “Add or create constraints”, press “Next”. Name the file “enc\_dec\_NexysA7-100T”, press “OK” and “Finish”. In “Sources” window, expand “Constraints” and “consts\_1”, to see the added file, and double click on it, to open it for editing.
18. Download file “MasterConstraint\_NexysA7-100T.txt” from Lab 4 folder on BB (Figure 11.) and save it locally. Open the file with the text editor (Notepad or WordPad), copy its content to clipboard, and paste the content inside the “enc\_dec\_NexysA7-100T.xdc” file in the editor.
19. Modify the file to map the inputs of the enc\_dec to the switches, and the output to LED, as shown in the Figure 12. by removing # at the beginning of an appropriate line, and changing parameters for get\_ports. Save the file.



Figure 11. Master constraint file for Nexys A7-100T board, in txt format (for easier opening)

```
1 ## This file is a general .xdc for the Nexys A7-100T
2 ## To use it in a project:
3 ## - uncomment the lines corresponding to used pins
4 ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5
6 ## Clock signal
7 #set_property -dict { PACKAGE_PIN E3      IOSTANDARD LVCMOS33 } [get_ports { CLK100MHZ }]; #IO_L12P_T1_MRCC_35 Sch=clk100mhz
8 #create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports {CLK100MHZ}];
9
10
11 ##Switches
12 set_property -dict { PACKAGE_PIN J15      IOSTANDARD LVCMOS33 } [get_ports { In[0] }]; #IO_L24N_T3_RS0_15 Sch=sw[0]
13 set_property -dict { PACKAGE_PIN L16      IOSTANDARD LVCMOS33 } [get_ports { In[1] }]; #IO_L3N_T0_DQS_EMCCLK_14 Sch=sw[1]
14 set_property -dict { PACKAGE_PIN M13      IOSTANDARD LVCMOS33 } [get_ports { In[2] }]; #IO_L6N_T0_D08_VREF_14 Sch=sw[2]
15 set_property -dict { PACKAGE_PIN R15      IOSTANDARD LVCMOS33 } [get_ports { In[3] }]; #IO_L13N_T2_MRCC_14 Sch=sw[3]
16 set_property -dict { PACKAGE_PIN R17      IOSTANDARD LVCMOS33 } [get_ports { In[4] }]; #IO_L12N_T1_MRCC_14 Sch=sw[4]
17 set_property -dict { PACKAGE_PIN T18      IOSTANDARD LVCMOS33 } [get_ports { In[5] }]; #IO_L7N_T1_D10_14 Sch=sw[5]
18 set_property -dict { PACKAGE_PIN U18      IOSTANDARD LVCMOS33 } [get_ports { In[6] }]; #IO_L17N_T2_A13_D29_14 Sch=sw[6]
19 set_property -dict { PACKAGE_PIN R13      IOSTANDARD LVCMOS33 } [get_ports { In[7] }]; #IO_L5N_T0_D07_14 Sch=sw[7]
20 #set_property -dict { PACKAGE_PIN T8       IOSTANDARD LVCMOS18 } [get_ports { SW[8] }]; #IO_L24N_T3_34 Sch=sw[8]
21 #set_property -dict { PACKAGE_PIN U8       IOSTANDARD LVCMOS18 } [get_ports { SW[9] }]; #IO_25_34 Sch=sw[9]
22 #set_property -dict { PACKAGE_PIN R16      IOSTANDARD LVCMOS33 } [get_ports { SW[10] }]; #IO_L15P_T2_DQS_RDWR_B_14 Sch=sw[10]
23 #set_property -dict { PACKAGE_PIN T13      IOSTANDARD LVCMOS33 } [get_ports { SW[11] }]; #IO_L23P_T3_A03_D19_14 Sch=sw[11]
24 #set_property -dict { PACKAGE_PIN H6       IOSTANDARD LVCMOS33 } [get_ports { SW[12] }]; #IO_L24P_T3_35 Sch=sw[12]
25 #set_property -dict { PACKAGE_PIN U12      IOSTANDARD LVCMOS33 } [get_ports { SW[13] }]; #IO_L20P_T3_A08_D24_14 Sch=sw[13]
26 #set_property -dict { PACKAGE_PIN U11      IOSTANDARD LVCMOS33 } [get_ports { SW[14] }]; #IO_L19N_T3_A09_D25_VREF_14 Sch=sw[14]
27 #set_property -dict { PACKAGE_PIN V10      IOSTANDARD LVCMOS33 } [get_ports { SW[15] }]; #IO_L21P_T3_DQS_14 Sch=sw[15]
28
29 ## LEDs
30 set_property -dict { PACKAGE_PIN H17      IOSTANDARD LVCMOS33 } [get_ports { Out[0] }]; #IO_L18P_T2_A24_15 Sch=led[0]
31 set_property -dict { PACKAGE_PIN K15      IOSTANDARD LVCMOS33 } [get_ports { Out[1] }]; #IO_L24P_T3_RS1_15 Sch=led[1]
32 set_property -dict { PACKAGE_PIN J13      IOSTANDARD LVCMOS33 } [get_ports { Out[2] }]; #IO_L17N_T2_A25_15 Sch=led[2]
33 set_property -dict { PACKAGE_PIN N14      IOSTANDARD LVCMOS33 } [get_ports { Out[3] }]; #IO_L8P_T1_D11_14 Sch=led[3]
34 set_property -dict { PACKAGE_PIN R18      IOSTANDARD LVCMOS33 } [get_ports { Out[4] }]; #IO_L7P_T1_D09_14 Sch=led[4]
35 set_property -dict { PACKAGE_PIN V17      IOSTANDARD LVCMOS33 } [get_ports { Out[5] }]; #IO_L18N_T2_A11_D27_14 Sch=led[5]
36 set_property -dict { PACKAGE_PIN U17      IOSTANDARD LVCMOS33 } [get_ports { Out[6] }]; #IO_L17P_T2_A14_D30_14 Sch=led[6]
37 set_property -dict { PACKAGE_PIN U16      IOSTANDARD LVCMOS33 } [get_ports { Out[7] }]; #IO_L18P_T2_A12_D28_14 Sch=led[7]
38 #set_property -dict { PACKAGE_PIN V16      IOSTANDARD LVCMOS33 } [get_ports { LED[8] }]; #IO_L16N_T2_A15_D31_14 Sch=led[8]
39 #set_property -dict { PACKAGE_PIN T15      IOSTANDARD LVCMOS33 } [get_ports { LED[9] }]; #IO_L14N_T2_SRCC_14 Sch=led[9]
```

Figure 12. Mapped switches and LEDs

20. In Flow Navigator, under “Synthesis”, press “Run Synthesis”. Please note that all the steps from now till the end can take some time, especially if you are running the tool on SVL. The underlying algorithms are very complex.



Figure 13. a) Run Synthesis; b) The synthesis tool is running – top right corner of Vivado window

21. When the synthesis is completed successfully, the pop-up window (and the top right corner) will indicate so (Figure 14.). “Run Implementation” by pressing “OK” or by pressing “Run Implementation” under “Implementation” in “Flow Navigator”.




Figure 14. Successfully completed Synthesis and “Run Implementation” option

22. Upon successfully finished Implementation, pop-up window appears. Select “Generate Bitstream” by pressing “OK” or choosing “Generate Bitstream” under “Program and Debug” in “Flow Navigator”.




Figure 15. Implementation completed and the next step “Generate Bitstream”

23. Now it is time to connect and power on your Nexys A7-100T board. Handle the board gently, plug in the cable into USB port of your computer and in the board, place the POWER switch in ON position. There will be several LEDs that turn on, and a pattern will be cycling on the seven segment displays.
24. Back to Vivado: “Open Hardware Manager” either by pressing “OK” (Figure 16.) on the pop-up window or by pressing “Open Hardware Manager” under “Program and Debug” in “Flow Navigator”.




Figure 16. Bitstream generated successfully, Open Hardware Manager

25. Press “Open Target” and chose “Auto connect” option (Figure 18.a)). Once the tool recognized the board, choose the “Program device” option (Figure 18.b)). Press on the device name “xc7a100t\_0” in the drop-down menu.
26. Press “Program” while leaving the default options as in Figure 17.




Figure 17. Programming the board




Figure 18. a) Connecting the board; b) Programming the board

27. The “light show” on the board will stop. Move the eight rightmost switches (see the .xdc file describing the connections) to test the design. Observe the LEDs “H17” – “U16”. Does your design work as per specification and simulation?
28. Close “Hardware Manager” by pressing X on the blue nav bar in top right (do not need to close the project or Vivado). Move “POWER” switch on the board to “OFF” position and unplug the board.


What to submit:

Upload to Lab\_4 Dropbox the following files:

- a. encoder.v , encoder\_tb.v,
- b. decoder.v , decoder\_tb.v,
- c. enc\_dec.v, enc\_dec\_NexysA7-100T.xdc, and
- d. your lab report.



The “.v” files can be found in lab5-v0/lab5-v0.srscs/sim\_1 and lab5-v0/lab5-v0.srscs/sources\_1. Each folder contains a folder “new” and the sources are in that folder. “. xdc” files can be found in lab5-v0\lab5.srscs\constrs\_1\new (Figure 20.).



Name	Status	Date modified	Type
constrs_1	✓	10/9/2019 9:11 PM	File folder
sim_1	✓	10/9/2019 8:49 PM	File folder
sources_1	✓	10/9/2019 8:48 PM	File folder

Figure 20. Location of sources and .xdc files for lab4 example

Questions:

The questions to be asked during the demo will be similar, but not limited to, the questions listed below:

1. Show the design being simulated: explain the waveform seen during the simulation.
2. Observe all testbenches: explain the inputs they generate?
3. If there is no “default” statement in encoder module, is there difference in its function when tested using encoder\_tb? How about if in the enc\_dec module when running enc\_dec\_tb or on the FPGA board?
4. If there is no “default” statement in decoder module, is there difference in its function when tested using decoder\_tb? How about if in the enc\_dec module when running enc\_dec\_tb or on the FPGA board?
5. Did you have any errors and how did you fix them?
6. Explain how the implemented designs work on FPGA board. Is this something you expected? Why or why not?
6. Explain **always** block and **case** statement on the example of encoder and decoder.
7. Explain **if** statement on the example of decoder.

Copyright: Dr. Jelena Trajkovic, Fall 2019