Rodrigo Becerril Ferreyra


Dr. Gevik Sardarbegian


CECS 440 Section 02

26 October 2021

Lab 4

This lab tasked us with creating a 16-bit Arithmetic Logic Unit (ALU) from 16 different 1-bit ALUs that can add, subtract, OR, or AND two bits. Both ALU modules were verified with the code I provided below. The full adder module was verified last lab. I did not verify the multiplexer, AND gate, or OR gate modules because they are very simple. To verify these, I simply looked at the block diagram that was created using the Elaborated Design feature of Vivado. Note that I performed modifications on the multiplexer module, because the block diagram looked very off, and I could not guarantee that it works as intended. Additionally, your version uses RTL_LATCHES. These latches should be avoided at all costs, unless the designer explicitly creates one. Latches mean that there is likely a case statement that does not consider all options. Here are the block diagram for your mux module and mine:





Please note that high-quality vector .pdf files of these images are available in the Lab submission. The following source files are also available there.

```
-- Company: California State University, Long Beach
-- Engineer: Rodrigo Becerril Ferreyra
-- Create Date: 10/12/2021 11:54:07 PM
-- Design Name: full_adder
-- Module Name: full_adder
-- Project Name: CECS 440 Lab 3
-- Description: A simple 1-bit wide full adder.
-- Dependencies:
--
-- Revision: 1
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.NUMERIC_STD.ALL;
entity full_adder is
    port
    (
        a: in std_logic;
b: in std_logic;
cin: in std_logic;
        sum: out std_logic;
        cout: out std_logic
end full_adder;
architecture Behavioral of full_adder is
begin
    -- two simple assign statements for a one-bit adder
    sum <= a xor b xor cin;</pre>
    cout <= (a and b) or (b and cin) or (cin and a);</pre>
end Behavioral;
```

and_gate.vhd

```
Library ieee;
Use ieee.std_logic_1164.all;
Use ieee.std_logic_unsigned.all;
Entity and_gate is
port(
             In1
                                in
                                      std_logic;
             In2
                                in
                                      std_logic;
            Sout :
                       out std_logic
);
End;
Architecture behavior of and_gate is
Begin
-- In1 In2 Sout
-- 0
        0
             0
-- 0
        1
             0
-- 1
             0
        0
-- 1
        1
             1
-- and gate logic
      Sout <= In1 and In2;</pre>
End;
```

```
-- Company: California State University, Long Beach
-- Engineer: Rodrigo Becerril Ferreyra
-- Create Date: 10/25/2021 11:46:06 AM
-- Module Name: or_gate - Behavioral
-- Project Name: Lab 4
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
--use IEEE.NUMERIC_STD.ALL;
entity or_gate is
   port
   (
      In1 : in std_logic;
      In2 : in std_logic;
      Sout: out std_logic
   );
end or_gate;
architecture Behavioral of or_gate is
begin
   Sout <= In1 or In2;
end Behavioral;
```

```
-- Company: California State University, Long Beach
-- Engineer: Rodrigo Becerril Ferreyra
-- Module Name: MUX31 - Behavioral
-- Project Name: Lab 4
-- Description: I improved the mux block (is now an actual mux).
-- The last version had an RTL_LATCH in it, which I hear is something to avoid
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity MUX31 is
    -- define ports
    port
    (
        Input1: in std_logic;
        Input2: in std_logic;
        Input3: in std_logic;
        S: in std_logic_vector(1 downto 0);
        Sout: out std_logic
    );
end MUX31;
architecture Behavioral of MUX31 is
begin
    process (S, Input1, Input2, Input3)
    begin
        case S is
            when "00" => Sout <= Input1;
            when "01" => Sout <= Input1;
when "10" => Sout <= Input2;
when "11" => Sout <= Input3;
            when others => Sout <= 'Z';
        end case;
    end process;
end Behavioral;
```

ALU1bit.vhd

```
: in std_logic;
: in std_logic;
: out std_logic
                                                              In1
                                                               In2
-- Company: California State University, Long Beach
-- Engineer: Rodrigo Becerril Ferreyra
                                                              Sout
                                                          );
-- Create Date: 10/25/2021 11:31:08 AM
                                                          end component;
-- Module Name: ALU1bit - Behavioral
-- Project Name: Lab 4
                                                          -- signal definitions
-----
                                                          signal Sout full adder: std logic;
                                                          signal Sout_and_gate : std_logic;
                                                          signal Sout_or_gate : std_logic;
                                                          library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
use IEEE.NUMERIC_STD.ALL;
                                                      begin
-- assign top-level ports
                                                          -- assign statements
entity ALU1bit is
                                                          -- flips B if S(0) is 1
                                                          Xor_out <= B xor S(0);</pre>
   port(
            A : in std_logic;
B : in std_logic;
Cin : in std_logic;
                                                          -- If S(0) is set (subtract mode), then a 1
                                                      should always go into the
                                                         -- Cin port on the full adder (two's
                   : in std_logic_vector(1
                                                      compliment is flip all bits
                                                          -- then add 1). If S(0) is cleared, then
downto 0);
                  : out std_logic;
: out std_logic
            Sout
                                                      simply pass Cin into
                                                          -- the Cin port in full_adder.
            Cout
                                                          --with S(0) select Cin_muxed <= '1' when '1',
end ALU1bit;
                                                      Cin when '0', 'Z' when others;
Architecture behavior of ALU1bit is
                                                          fulladderblock: full_adder
    -- intstantiate full adder module
                                                          port map
    component full_adder
        port
                                                               a \Rightarrow A,
                                                               b => Xor_out,
        (
                  : in std_logic;
                                                              cin => Cin,
                 : in std_logic;
: in std_logic;
: out std_logic;
: out std_logic
            b
                                                              sum => Sout_full_adder,
            cin
                                                              cout => Cout
            sum
                                                          );
            cout
                                                          andgateblock: and_gate
        );
    end component;
                                                          port map
                                                          (
    -- intstantiate MUX31 module
                                                              In1 \Rightarrow A,
    component MUX31
                                                              In2 \Rightarrow B,
        port
                                                               Sout => Sout_and_gate
        (
                                                          );
            Input1 : in std_logic;
Input2 : in std_logic;
                                                          orgateblock: or_gate
            Input3 : in std_logic;
                                                          port map
                   : in std_logic_vector(1
downto 0);
                                                               In1 \Rightarrow A,
            Sout : out std_logic
                                                              In2 \Rightarrow B,
                                                              Sout => Sout_or_gate
        );
   end component;
                                                          );
                                                          muxblock: MUX31
    -- intstantiate and_gate module
    component and_gate
                                                          port map
        port
                                                               Input1 => Sout full adder,
                  : in std_logic;
: in std_logic;
            In1
                                                               Input2 => Sout_and_gate,
                                                              Input3 => Sout_or_gate,
            Tn2
                  : out std_logic
                                                              S => S,
            Sout
        );
                                                              Sout => Sout
    end component;
                                                          );
    -- intstantiate or_gate module
                                                      end;
    component or_gate
    port
```

ALU16bit.vhd

```
-----
                                                                                             port map
                                                 Sum2: ALU1bit
                                                                                                 A \Rightarrow A(9),
                                                port map
                                                                                                 B \Rightarrow B(9),
-- Company: California State
University, Long Beach
                                                     A \Rightarrow A(2),
                                                                                                 Cin => inbetween(8),
-- Engineer: Rodrigo Becerril Ferreyra
                                                     B \Rightarrow B(2),
                                                                                                 S \Rightarrow S,
                                                                                                 Cout => inbetween(9),
                                                     Cin => inbetween(1),
-- Create Date: 10/25/2021 01:23:54 PM
                                                                                                 Sout => Sout(9)
                                                     S \Rightarrow S,
                                                     Cout => inbetween(2),
-- Module Name: ALU16bit - Behavioral
-- Project Name: Lab 4
                                                     Sout => Sout(2)
-----
                                                                                             Sum10: ALU1bit
                                                                                             port map
                                                 Sum3: ALU1bit
                                                                                                 A \Rightarrow A(10),
                                                port map
library IEEE;
                                                                                                 B \Rightarrow B(10),
use IEEE.STD LOGIC 1164.ALL;
                                                     A \Rightarrow A(3),
                                                                                                 Cin => inbetween(9),
--use IEEE.NUMERIC STD.ALL;
                                                     B \Rightarrow B(3),
                                                                                                 S \Rightarrow S,
                                                                                                 Cout => inbetween(10),
                                                     Cin => inbetween(2),
-- define top-level ports for ALU16bit
                                                     S => S,
                                                                                                 Sout => Sout(10)
entity ALU16bit is
                                                     Cout => inbetween(3),
    port
                                                     Sout => Sout(3)
                                                                                             Sum11: ALU1bit
    (
               in std_logic_vector(15
                                                                                             port map
downto 0);
                                                 Sum4: ALU1bit
               in std_logic_vector(15
                                                                                                 A \Rightarrow A(11),
        В:
                                                port map
                                                                                                 B \Rightarrow B(11),
downto 0):
                                                     A \Rightarrow A(4),
               in std_logic_vector(1
                                                                                                 Cin => inbetween(10),
        S:
                                                     B \Rightarrow B(4),
downto 0);
                                                                                                 S \Rightarrow S,
        Cout: out std_logic;
                                                     Cin => inbetween(3),
                                                                                                 Cout => inbetween(11),
        Sout: out std_logic_vector(15
                                                     S => S,
                                                                                                 Sout => Sout(11)
downto 0)
                                                     Cout => inbetween(4),
                                                     Sout => Sout(4)
end ALU16bit;
                                                                                             Sum12: ALU1bit
                                                                                             port map
architecture Behavioral of ALU16bit is
                                                Sum5: ALU1bit
    -- ALU1bit declaration
                                                                                                 A \Rightarrow A(12),
                                                port map
                                                                                                 B \Rightarrow B(12),
    component ALU1bit
        port(
                                                     A \Rightarrow A(5),
                                                                                                 Cin => inbetween(11),
                              in
                                                     B \Rightarrow B(5),
                                                                                                 S => S,
std_logic;
                                                     Cin => inbetween(4),
                                                                                                 Cout => inbetween(12),
                                                     S => S,
                              in
                                                                                                 Sout => Sout(12)
std_logic;
                                                     Cout => inbetween(5),
                 Cin
                          :
                              in
                                                     Sout => Sout(5)
std logic;
                                                                                             Sum13: ALU1bit
                 S
                        :
                              in
                                                                                             port map
                                                Sum6: ALU1hit
std_logic_vector(1 downto 0);
                 Sout
                         :
                              out
                                                port map
                                                                                                 A \Rightarrow A(13),
std_logic;
                                                                                                 B \Rightarrow B(13),
                 Cout
                          : out
                                                     A \Rightarrow A(6),
                                                                                                 Cin => inbetween(12),
std_logic
                                                     B \Rightarrow B(6),
                                                                                                 S => S,
                                                     Cin => inbetween(5),
                                                                                                 Cout => inbetween(13),
        );
    end component;
                                                     S => S,
                                                                                                 Sout => Sout(13)
                                                     Cout => inbetween(6),
                                                                                             );
    -- cin-cout inbetween wires
                                                     Sout => Sout(6)
    signal inbetween:
                                                                                             Sum14: ALU1bit
                                                );
std_logic_vector(14 downto 0);
                                                                                             port map
                                                Sum7: ALU1bit
begin
                                                port map
                                                                                                 A \Rightarrow A(14),
    Sum0: ALU1bit
                                                                                                 B \Rightarrow B(14),
    port map
                                                     A \Rightarrow A(7),
                                                                                                 Cin => inbetween(13),
                                                     B \Rightarrow B(7),
                                                                                                 S => S,
        A \Rightarrow A(0),
                                                                                                 Cout => inbetween(14),
                                                     Cin => inbetween(6),
        B \Rightarrow B(0),
                                                     S \Rightarrow S,
                                                                                                 Sout => Sout(14)
        Cin \Rightarrow S(0),
                                                     Cout => inbetween(7),
                                                                                             );
                                                     Sout => Sout(7)
        S => S,
        Cout => inbetween(0),
                                                                                             Sum15: ALU1bit
        Sout => Sout(0)
                                                                                             port map
                                                Sum8: ALU1bit
                                                port map
                                                                                                 A \Rightarrow A(15),
    Sum1: ALU1bit
                                                                                                 B \Rightarrow B(15),
                                                     A \Rightarrow A(8),
    port map
                                                                                                 Cin => inbetween(14),
                                                     B \Rightarrow B(8),
                                                                                                 S \Rightarrow S,
                                                     Cin => inbetween(7),
        A \Rightarrow A(1),
                                                                                                 Cout => Cout,
        B \Rightarrow B(1),
                                                     S => S,
                                                                                                 Sout => Sout(15)
        Cin => inbetween(0),
                                                     Cout => inbetween(8),
                                                                                             );
        S => S,
                                                     Sout => Sout(8)
        Cout => inbetween(1),
                                                                                        end Behavioral;
        Sout => Sout(1)
```

```
-----
                                              uut: ALU1bit
                                              port map
-- Company: California State University,
Long Beach
                                                  A \Rightarrow A_tb,
-- Engineer: Rodrigo Becerril Ferreyra
                                                  B \Rightarrow B tb,
                                                  Cin => Cin_tb,
-- Create Date: 10/25/2021 12:37:32 PM
                                                  S \Rightarrow S_tb
-- Module Name: ALU1bit tb - Behavioral
                                                  Sout => Sout tb,
                                                  Cout => Cout_tb
-- Project Name: Lab 4
                                              );
                                              -- process to change A
                                              process
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
                                              begin
--use IEEE.NUMERIC_STD.ALL;
                                                  wait for tick;
                                                  A_tb <= not A_tb;
                                              end process;
entity ALU1bit tb is
end ALU1bit tb;
                                              -- process to change B
architecture Behavioral of ALU1bit tb is
                                              process
                                              begin
    -- declare unit under test
                                                  wait for (tick*2);
    component ALU1bit
                                                  B_tb <= not B_tb;</pre>
        port
                                              end process;
        (
                : in std_logic;
                                              -- process to change Cin
           Α
                  : in std logic;
                                              process
                 : in std_logic;
            Cin
                                              begin
            S
                      in
                                                  wait for (tick*4);
std_logic_vector(1 downto 0);
                                                  Cin_tb <= not Cin_tb;</pre>
            Sout : out std_logic;
                                              end process;
            Cout : out std_logic
        );
                                              -- process to change S(0)
   end component;
                                              process
                                              begin
    -- declare signals
                                                  wait for (tick*8);
    signal A_tb: std_logic := '0';
                                                  S_{tb}(0) \leftarrow S_{tb}(0);
    signal B_tb: std_logic := '0';
                                              end process;
    signal Cin_tb: std_logic := '0';
    signal S_tb: std_logic_vector(1
                                              -- process to change S(1)
downto 0) := "00";
                                              process
    signal Sout_tb: std_logic;
                                              begin
    signal Cout_tb: std_logic;
                                                  wait for (tick*16);
    constant tick: time := 100 ns;
                                                  S_{tb}(1) \leftarrow S_{tb}(1);
                                              end process;
begin
                                          end Behavioral;
    -- instantiate ALU1bit as uut
```

Results:

S1	S0	A	В	Sout	Cout	
0	0	150	260	410	0	
0	0	-25	65	40	1	
0	0	2	2	4	0	
0	1	550	320	230	1	
0	1	25	60	-35	0	
0	1	-2	16	-18	1	
1	0	64	256	0	0	
1	0	2000	3	0	0	
1	0	5342	968	218	0	
1	1	12	7	15	1	
1	1	0	2345	2345	0	
1	1	-1	5	-1	1	

Name	Value	0 ns		100 ns		1200 ns		1300 ns		400 ns		1500 ns	
									<u> </u>				
■ M A_tb[15:0]	150	150	-25	2	550	25	-2	64	2000	5342	12	0	<u>-1</u>
B_tb[15:0]	260	260	65	2	320	60	16	256	Х 3	986	7	2345	5
☑ ➡ S_tb[1:0]	0		0			1			2		×	3	
¹ Cout_tb Cout_tb	0												
■ ■ Sout tb[15:0]	410	410	40	4	230	-35	-18		0	218	15	2345	-1