CECS 201 - Lab 7

"Synchronous Sequential Logic: Registers'"

Due Date: 11/26/2019

Student Name: Rodrigo Becerril Ferreyra

Student ID: 017584081

I certify that this submission is my original work.

Rodrigo Becerril Ferreyra

Lab Report: Lab Assignment 7 - "Synchronous Sequential Logic: Registers"

- 1. **Goal:** The goal of this lab assignment is to learn to progam digital sequential circuits, as this is the first sequential circuit that we have programmed. Another goal is to implement said circuit onto the Nexys A7 FPGA board. A challenge was inplementing a 32-bit register onto a board which only has 16 LEDs; this requires a multiplexor to select the top or bottom 16 bits.
- 2. **Steps:** First, it was necessary to program a basic register to learn how they function and how they are programmed. This first register is an 8-bit register, and functioned by giving the data input to the output on the rising edge of a clock input. This register also had a reset input that would reset the register regardless of the clock input.

After this first register, we added a load input, so that when the load input was off, the output would stay the same, but if the load input was on, the output would match the data input.

Next, unrelated to the previous two registers, the next register built was a 32-bit register. Unlike the previous two registers, there was no data input: on the rising edge of the clock, the counter would add one to its previous output. A reset input like the other two registers was also implemented.


Lastly, after extensive testing, this 32-bit counter was used in a different module in order for it to be implemented onto the Board. A 16-bit 2-to-1 multiplexor selects between the top or bottom half of the 32 bit counter, because the Board only has 16 LEDs to display bits on.

This last module was implemented onto the Board, using the right three switches (from right to left) as the multiplexor selector, the enable for the count register, and the register reset, respectively.


3. **Results:** The following are the timing diagrams for the 8-bit register (and schematic), 8-bit load register (and schematic), 32-bit counter register (and schematic), and 32-bit

counter register with multiplexor (and schematic).


rvame	value	0 ns		1200 ns	1400	ns		1600 ns	800 ns		1,000 ns.		11.20	00 ns.	1,400 ns
□ ₩ D_tb[7:0]	78	ff			+	09	-		ff		 	$\overline{}$	#	78	1
₩ dock	0		\vdash	ai .	-^-	09	_				^	^=	-		
	0														
18 reset	0														
■ ¶ Q_b[7:0]	78	(00) f	f X	al		09	X	00		$\langle _$	ff	Х_	8 f	78	




0 ns	200 ns	400 ns	600 ns	800 ns	1,000 ns	1,200 ns	1,400 ns
ff (30)	89	57) 24)	ff (00	56 (66	91 / 1	ED X 02 X	fa
					V		
00 X	30 X	89 X	24 X ff	Χoχ	56 X 91 X	f0 X C	2 (fa)



TYGHIC	YUIUL							
		0 ns	200 ns	400 ns	600 ns	800 ns	1,000 ns	1,200 ns 1,400 n
™ dock	0							
₩ reset	0							
¹₽ count	0							
☑ 🦥 Q[31:0]	6		0	X 1 X 0	X 1 X	Х 3 Х	4 X 5 X	6



reame	ruide	 Lancación de la companya de la compa	20,972,010 ns		20,972,012 ns	20,972,014 ns	
1 count	1						
™ clock	0						
1% reset	0						
1⊌ sel	1						
⊞ ₹ Q[15:0]	3			13107			3



One interesting result I had is that the bottom 16 bits (bits 0 through 15) are always lit up when the counter is running. This is because the counter register is updating

- at 50 GHz, which is too fast for the human eye to see. The top 16 bits are more visible; though bits 16 through 22 are still a bit too fast to see, the last few bits can be clearly seen counting up.
- 4. **Conclusion:** I learned how to use top-down design and program a digital sequential circuit in Vivado. I also learned some of the constraints of using an FPGA Board (mostly the finite amount of LEDs) and one way to get over these limitations, in this case by using a multiplexor. I did not have any problems with programming either the modules or the Board.