## 2021 CECS 440 Computer Architecture Midterm 2

Stud	ent Na	me: _														
Stud	ent ID:						_									
Poi	nts _		/104													
(#1-	·17 2	pts e	ach)													
1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17
18 (	5pts)	19	(10 <sub>1</sub>	ots)	20 (	(5pts)	21	(10p	ts)	22 (10	Opts)	23 (	10pts	) 2	4 (20	)pts)
Mu	1	RISC  a) I  b) I  c) I	mac MIPS	is hine: S action per o	s. n Cou f regi	most g	gene	ral an	d lea	ast help	oful p	erfori	nance	met	rics	for
	2. 7	<ul><li>a) 3</li><li>b) 1</li><li>c) 8</li></ul>	ntel 8 32 bit 16 bit 3 bits 4 bits	ES ES	micro	oproce	esso	r is a		r	oroces	sor				

<b>3.</b>	The length of the product of an n-bit number and an m-bit number could be
	a product that is bit long.
	a) n+m
	b) n*m
	c) n/m
	d) n-m
	u) II-III
4.	MIPS provides a separate combine of 32-bit register to contain the
	bit product, referred to as Hi and Lo
	a) 32
	b) 18
	c) 64
	d) 8
5.	What will be the add of adding these 2 binary numbers (0000 0111)2 and
	(0000 0110)2?
	a) $(00001101)_2$
	b) (0000 1110) <sub>2</sub>
	c) (1100 1100) <sub>2</sub>
	d) (0000 1101) <sub>2</sub>
6.	Multithreading permitting Multiple-threads for sharing the practical units
	of a
a) ]	Multi processors
b)	Single processors
c)	Multi core
d)	Corei5
7.	The elimination stage of WAR and WAW hazards is usually known as
	a) Execution
	b) Data hazards
	c) Dispatch

	d)	Anti-dependence
8.	adva a) b) c)	Goal of software techniques and hardware techniques is to take antage of Copiability Scalability Supervision Parallelism
	men a) b) c)	en Instruction I and instruction j tend to write same register or the nory location, it is called?  Input dependance Ideal pipeline Output dependance Digital call
10.	The	latency clock rate of the AMD operation is
	a)	•
	b)	2
	c)	4
	d)	3
11.	Any	condition that causes a processor to stall is known as
	a)	System error
	b)	Page fault
	,	Hazard
	d)	None of the mentioned
12.	The	periods of time when the unit is idle is called as
	a)	Stalls

b)	Bubbles
c)	Hazards
d)	Both a and b
<b>13.</b> Ever	y pair of racks, including one rack-switch and the other holds
a)	40 2u
b)	80 u
c)	80 2u
d)	40 u
-	ipelining, the CPU executes each instruction in a series of following es: Instruction Fetching (IF) —> Instruction Decoding (ID) —>
Instr	uction Execution (EX) —> and Register Write back (WB).
a)	Linear pipelines
b)	Non-linear pipelines
c)	Structural hazards
d)	Memory access (MEM)
15	occur when an instruction depends on the result of previous instruction
in a v	way that is exposed by the overlapping of instructions in the pipeline.
a)	Data hazards
b)	Control hazards
c)	Structural hazards
d)	Hazard in the pipeline
<b>16.</b> Whic	ch fetch and issue instructions from a queue or latch?
a)	
,	DLX
c)	
,	EX
<b>17.</b> Whic	ch is the simplest scheme to handle branches?
	Freeze or Flush the pipeline
	Forwarding
- /	

c`	Assume	each	branch	as	not-taken
•	Libbuille	Cucii	orancii	uD	mot tunci

d) Predict-not-taken or predict-untaken schem
-----------------------------------------------

## **Answer each question thoroughly:**

18.Explain What Are the Different Hazards? How Do We Avoid Them? (5pt)

19. Explain What Are Five Stages in A Dlx Pipeline? (10pt)

20. List 3 of the addressing modes utilized in MIPS.? (5pt)
21. Give An overview of pipelining? (10pt)
22. What is Stalling vs. Forwarding in Data hazards (10pt)

## 23. Consider the following instruction sequence executing on the 5-stage MIPS pipeline.

LOAD R1, #12(R3) ADD R6, R1, R7 OR R3, R1, R6 STORE R4, #20(R5) SUB R6, R4, R3

(a) Draw a pipeline execution diagram for the above instruction sequence, showing the flow of instructions through the pipeline during each clock cycle. Indicate any necessary stalls on the pipeline diagram without Pipeline diagram without forwarding: (10 pts)

						Cl	ock Cycl	le						
Instruction	1	2	3	4	5	6	7	8	9	10	11	12	13	14

(b) Now, assume that all possible forwarding paths have been added to the pipeline. Redraw the pipeline execution diagram, indicating operand forwarding by arrows. (10pts)

				Cle	ock Cy	cle				
Instruction	1	2	3	4	5	6	7	8	9	10