


Instruction format

A	5	3	3
opcode	Ra	-	Rb
B	5	3	8
opcode	Ra	k	

Registers




Instructions

LDI Ra, k	; Ra \leftarrow k
MOV Ra, Rb	; Ra \leftarrow Rb
ADD Ra, Rb	; Ra \leftarrow Ra + Rb
SUB Ra, Rb	; Ra \leftarrow Ra - Rb
STOP	

Mnemonic code

LDI	00001 (1)
MOV	00010 (2)
ADD	00011 (5)
SUB	00100 (4)
STOP	00101 (5)

Register array




$reg\ a = \text{regs}[sa]$
 $reg\ b = \text{regs}[sb]$
 $wreg : \text{regs}[sa] \leftarrow bus$

wreg	operation
0	INH.
1	$\text{regs}[sa] \leftarrow bus$


Basic (provisional) I/O system. (by modifying rega)

- Reading R_a reads from din
- Writing R_b writes dout



$a = \text{regs}[sa]$
 $b = \text{regs}[sb]$
 $wreg : \text{regs}[sa] \leftarrow bus$
 $\overline{wreg} : \text{regs}[7] \leftarrow din$
 $dout = \text{regs}[6]$


Program counter (PC)



$clpc : pc \leftarrow \emptyset$
 $ipc : pc \leftarrow pc + 1$

clpc	ipc	pc ←
0	0	pc (INH.)
1	-	\emptyset
0	1	$pc + 1$

Instruction register (ir)



$wir : ir \leftarrow ir_in$

wir	ir ←
0	ir (INH.)
1	ir_in


$opcode = ir[15:11]$

$s_a = ir[10:8]$

$s_b = ir[2:0]$


$k = ir[7:0]$

Code memory





$$\text{data} = \text{codemem}[\text{addr}]$$

ALU



op	r
00	a+b
01	a
10	a-b
11	b


Data unit




* Do you know how to design all the blocks?

* Can you describe each block in Verilog? (with a test bench?)


Data unit



Data unit



Control unit



Control unit.

External signals

- clk (in)	clock
- reset (in)	initialization
- start (in)	start execution
- ready (out)	ready indicator

Internal signals

- Control inputs to data unit.


Micro-operations

- * Start : clear pc and continue to fetch $pc \leftarrow 0 \quad | \quad el_pc$
- * Fetch : read instruction to ir
 $ir \leftarrow \text{codeword}[pc]; pc \leftarrow pc + 1 \quad | \quad w_ir.; i_pc$

Execution depends on opcode (one state only)

ADD :	$R_a \leftarrow R_a + R_b$		wreg ; op = 00	Next state ↓ FETCH
SUB :	$R_a \leftarrow R_a - R_b$		wreg ; op = 10	
Mov :	$R_a \leftarrow R_b$		wreg ; op = 11	
LDI :	$R_a \leftarrow k$		wreg ; imm ; op = 11	
STOP :	→ Next state: READY			



ASM Chart



* Can you implement this FSM with a circuit?

* Can you describe this FSM in Verilog?

Testing



Test bench :

- * Define a memory content (program)
- * reset and start the computer.
- * wait for "ready"
- * check the result of the program.
- * Not ok? Check the waveforms.

Test program.

```

dout = 3 din + 5

MOV R1, R7 // R1=din
MOV R0, R1 // R0=din
ADD R0, R1 // R0=2din
LDI R2, 5
SUB R0, R2 // R0=2din - 5
MOV R6, R0 // dout=2din+5
STOP
  
```


~~test program 2~~

```



LDI R1, 3
LDI R2, 5
ADD R1, R2
MOV R6, R1
SUB R6, R7
STOP
; R6 = 8-R7
dout = 8-din
  
```

Implementation



system.v





YASAC Stage 2



RAM - I/O module



Stage 2 Data Unit



Stage 2 macro-operations

LD Ra, Rb

1) $\text{mar} \leftarrow \text{rb}$

$\text{Op} = \text{ALU-TRB}$, WMar

2) $\text{ra} \leftarrow \text{data_mem}[\text{mar}]$

rMem, wreg

ST Rb, Ra

1) $\text{mar} \leftarrow \text{rb}$

$\text{Op} = \text{ALU-TRB}$, WMar

2) $\text{data_mem}[\text{mar}] \leftarrow \text{ra}$

$\text{Op} = \text{ALU-TRA}$, WMem

LDS Ra, Lk

1) $\text{mar} \leftarrow \text{lk}$

$\text{Op} = \text{ALU-TRB}$, inm , WMar

2) $\text{ra} \leftarrow \text{data_mem}[\text{mar}]$

rMem, wreg

STS Lk, Ra

1) $\text{mar} \leftarrow \text{lk}$

$\text{Op} = \text{ALU-TRB}$, inm , WMar

2) $\text{data_mem}[\text{mar}] \leftarrow \text{ra}$

$\text{Op} = \text{ALU-TRA}$, WMem

States :

LDST1 : handles 1st mOp of LD, ST, LDS, STS

LDST2 : handles 2nd mOp of LD, ST, LDS, STS

LDS1 : $\text{Op} = \text{ALU-TRB}$, WMar


LD, LDS, STS : inm
EXEC

LDST2 : LD, LDS : rMem, wreg

ST, STS : $\text{Op} = \text{ALU-TRA}$, WMem

Control unit design approaches

Approach 1 Separate states for each instruction



Good : - new instructions do not modify (only a little) previous design (HDL code).


- easy to fix/modify individual instructions.
- easy to code in HDL.

Bad : - Use more states than needed (similar instructions)

- Repeated code / hardware (similar instructions)

Approach 2 : Same states for all instruction

Do operation at each state depending on opcode.



Good : - minimize states


- minimize logic (easier to optimize by logic syn. tools).
- easier to separate next state logic from control logic.

Bad : - HDL coding may not be as straight forward.

(better use and operation table)

Approach 3 : Mix both styles

- Group similar instructions in the same "branch"
- Leave different branches for different groups of inst.



YASAC Stage 3


- Status register
- Branch instruction.

Instruction format



cond : - branch condition selector
- works as an extension of the opcode

Stage 3 data unit:



$$opcode = ir[15:11]$$

$$s = ir[10:9]$$

$$sa = ir[8:7]$$

$$sb = ir[6:0]$$

$$k = ir[3:0]$$

Changes:

- The PC can be written (to allow jumping)
- The ALU generates S, V, N, Z, C state signals. (st_out)
- The ALU reads the status register in order to preserve some status bits.

Program counter

$$ipc: pc \leftarrow (pc + 1) \bmod 256$$


$$c1pc: pc \leftarrow 0$$

$$wpc: pc \leftarrow bus$$

Status register

$$wsreg: sreg \leftarrow sreg_in$$


unconditional output.



Instruction register

$$s = ir[10:9]$$

ALU Stage 3



OP sym.	OP	ab_out	S V N Z C
ALU_ADD	0 0	$a+b$	* * * * *
ALU_TRA	0 1	a	- - - - -
ALU_SUB	1 0	$a-b$	* * * * *
ALU_TRB	1 1	b	- - - - -

$$sreg_in = \{ -, -, -, S_i, V_i, N_i, Z_i, C_i \}$$

$$sreg_out = \{ -, -, -, S_o, V_o, N_o, Z_o, C_o \}$$

ADD

$$C_0 = a_7 b_7 + b_7 \bar{r}_7 + a_7 \bar{r}_7$$

$$Z_0 = \overline{OR(r)}$$

$$N_0 = r(7)$$

$$V_0 = a_7 b_7 \bar{r}_7 + \bar{a}_7 \bar{b}_7 r_7$$

$$S_0 = V_0 \oplus N_0$$

$$S_0 = \begin{cases} N_0 & \text{if } V_0 = 0, \\ \bar{N}_0 & \text{if } V_0 = 1 \end{cases}$$

SUB

$$C_0 = \bar{a}_7 b_7 + b_7 \bar{r}_7 + \bar{a}_7 \bar{r}_7$$

$$Z_0 = \overline{OR(r)}$$

$$N_0 = r(7)$$

$$V_0 = \bar{a}_7 \bar{b}_7 \bar{r}_7 + \bar{a}_7 b_7 r_7$$

$$S_0 = V_0 \oplus N_0$$

$sreg[0] = CF$ (Carry/Borrow) : ADD: unsigned result greater than $2^8 - 1$
SUB: unsigned result is < 0 .

$sreg[1] = VF$ (Overflow) : signed ADD/SUB overflow.

$sreg[2] = ZF$ (Zero) : the result is zero.

$sreg[3] = NF$ (Negative) : the signed result is negative

$sreg[4] = SF$ (Signed test) : The result is negative even if overflow exists.

Branch instructions

JMP k 1) $pc \leftarrow k$ imm, op=ALU-TRB, wpc

BRBS s,k 1) $status[s] : pc \leftarrow k$ $status[s] : (imm, op=ALU-TRB, wpc)$

BRBC s,k 1) $\overline{status[s]} : pc \leftarrow k$ $\overline{status[s]} : (imm, op=ALU-TRB, wpc)$

Branch instructions aliases (Pseudo instructions)

BRBS CF,k BRCS Branch if Carry Set

BRLO Branch if Lower (unsigned)

BRBS ZF,k BRZS Branch if Zero Set

BREQ Branch if Equal

BRBS NF,k BRMI Branch if Minus

BRBS VF,k BRVS Branch if overflow Set

BRBS SF,k BRLT Branch if Less Than (signed)

BRBC CF,k BRCC Branch if Carry Cleared

BRSH Branch if Same or Higher (unsigned)

BRBC ZF,k BRZC Branch if Zero Cleared

BRNE Branch if Not Equal

BRBC NF,k BRPL Branch if Plus

BRBC VF,k BRVC Branch if overflow Cleared

BRBC SF,k BRGE Branch if Greater or Equal (signed)

Updated arithmetic instructions

ADD Ra,Rb 1) $Ra \leftarrow Ra + Rb ; sreg \leftarrow sreg_out$ op=ALU-ADD, wreg, wsreg

SUB Ra,Rb 1) $Ra \leftarrow Ra - Rb ; sreg \leftarrow sreg_out$ op=ALU-SUB, wreg, wsreg

Verilog design plan for stage 3

- 1) Update ALU: status output but no new operations.
May write a t.b. for it.
- 2) Update data unit : pc, sreg , ALU connection .
- 3) Update control unit: JMP and BRBS / BRBC
- 4) Write a test program for JMP and BRBS / BRBC

Test program for branch instructions

LDI R2, 0x50

LDS R1, 0xF8 // port 08

SUB R1, R2

BRZS ZERO // BRBSZF, ZERO

BRCs CARRY // BRBSCF, CARRY

BRVS OVER // BRBSVF, OVER

BRGE GREAT // BRBCSF, GREAT

JMP END

ZERO: LDI R3, 1

JMP END

CARRY: LDI R3, 2

JMP END

OVER: LDI R3, 3

JMP END

GREAT: LDI R3, 4

END : STS 0x81, R3 // port 01

STOP

YASAC Stage 4

- status register instructions
- shift and logic instructions

Instruction format (same as in stage 3)




S : - branch condition selector

- BCLR, BSET flag selector.

- works as an extension of the opcode

Stage 4 data unit.



$$\text{opcode} = \text{ir}[15:11]$$

$$S = \text{ir}[10:9]$$

$$sa = \text{ir}[10:8]$$

$$sb = \text{ir}[2:0]$$

$$k = \text{ir}[7:0]$$

Changes:


- * ALU has new operations (op is 4 bits now)
- * Status bits can be modified through **s**, **clsb**, **sesb**.

Status register

wsreg : $sreg \leftarrow sreg_in$


clsb : $sreg[s] \leftarrow 0$

sesb : $sreg[s] \leftarrow 1$



unconditional output.

ALU Stage 4



OP SYM.	OP	R	S V N Z C
ALU_ADD	0000	$a+b$	* K F * *
ALU_TRA	0001	a	---
ALU_SUB	0010	$a-b$	* K F K *
ALU_TRB	0011	b	---
ALU_NEG	0100	-a	* * * * A
ALU_AND	0101	AND(a,b)	* * K * -
ALU_OR	0110	OR(a,b)	* * * K -
ALU_EOR	0111	EOR(a,b)	* * K * -
ALU_ROR	1000	SHR(a,c _n)	* * * * *
ALU_ROL	1001	SHL(a,c _n)	* * * * *

* updated
- not changed.

$$sreg_in = \{ -, -, -, S_i, V_i, N_i, Z_i, C_i \}$$

$$sreg_out = \{ -, -, -, S_o, V_o, N_o, Z_o, C_o \}$$

ADD

$$C_0 = a_7 b_7 + b_7 \bar{r}_7 + a_7 \bar{r}_7$$

$$\bar{z}_0 = \overline{\text{OR}(r)}$$

$$N_0 = r(7)$$

$$V_0 = a_7 b_7 \bar{r}_7 + \bar{a}_7 \bar{b}_7 r_7$$

$$S_0 = V_0 \oplus N_0$$

SUB

$$C_0 = \bar{a}_7 b_7 + b_7 r_7 + \bar{a}_7 \bar{r}_7$$

$$\bar{z}_0 = \overline{\text{OR}(r)}$$

$$N_0 = r(7)$$

$$V_0 = \bar{a}_7 b_7 \bar{r}_7 + \bar{a}_7 \bar{b}_7 r_7$$

$$S_0 = V_0 \oplus N_0$$

NEG

$$\overline{C_0} = \overline{\text{OR}(a)}$$

$$\bar{z}_0 = \overline{\text{OR}(r)}$$

$$N_0 = r(7)$$

$$V_0 = a_7 r_7 + \bar{a}_7 \bar{r}_7$$

$$S_0 = V_0 \oplus N_0$$

AND, OR, EOR

$$C_0 = C_i$$

$$\bar{z}_0 = \overline{\text{OR}(r)}$$

$$N_0 = r(7)$$

$$V_0 = 0$$

$$S_0 = V_0 \oplus N_0$$

RGR

$$C_0 = a_0$$

$$\bar{z} = \overline{\text{OR}(r)}$$

$$N = r(7)$$

$$V_0 = C_{in} \oplus a_0$$

$$S_0 = V_0 \oplus N_0$$

ROL

$$C_0 = a_7$$

$$\bar{z} = \overline{\text{OR}(r)}$$

$$N = r(7)$$

$$V_0 = a_7 \oplus a_6$$

$$S_0 = V_0 \oplus N_0$$

Status register instructions

BCLR S 1) $sreg[s] \leftarrow 0$ clsb

BSET S 1) $sreg[s] \leftarrow 1$ sesb

Logic instructions

AND Ra,Rb 1) $R_a \leftarrow R_a \& R_b ; sreg \leftarrow sreg_out$ (op: ALU_AND, wreg, wsreg)

OR Ra, Rb 1) $R_a \leftarrow R_a | R_b ; sreg \leftarrow sreg_out$ (op: ALU_OR, wreg, wsreg)

EOR Ra, Rb 1) $R_a \leftarrow R_a \sim R_b ; sreg \leftarrow sreg_out$ (op: ALU_EOR, wreg, wsreg)

Shift instructions

ROR Ra 1) $R_a \leftarrow SHR(R_a, c) ; sreg \leftarrow sreg_out$ (op: ALU_ROR, wreg, wsreg)

ROL Ra 1) $R_a \leftarrow SHL(R_a, c) ; sreg \leftarrow sreg_out$ (op: ALU_ROL, wreg, wsreg)

Verilog design plan

- 1) Update ALU with new instructions.
- 2) Update ALU connection in data unit.
- 3) Update control unit.
- 4) Write test programs for the new instructions

Logic instructions test program

input: port08 = 0x5a (01011010)

expected output: port01 = 0x0a
port02 = 0xde

```
LDI R1, 0x0f
LDS R0, #8          // port08
AND R0, R1          // R0 = 00001010
STS #1, R0           // port01 = 0a
LDI R2, 0xc3         // R2 = 11000011
EOR R1, R2          // R1 = 11001100
LDS R0, #8           // port08
OR R0, R1            // R0 = 11011011
STS #2, R0           // port02 = de
STOP
```

PASS

Shift and swap test program

Input: port08 = 0x5a = 01011010

expected output: port01 = 2
port02 = a

LDI R0, 0x00 // Clear all flags

SUB R0, R0

LDS R0, 0x48

ROL R0

ROL R0

ROL R0

ROL R0 // R0 = 10100010 = a2

STS 0x41, R0 // port01 = a2

CLC

ROR R0

CLC

ROR R0

CLC

ROR R0

SEC

ROR R0 // R0 = 8a

STS 0x42, R0 // port02 = 8a

STOP

PASS


VASAC Stage 5

Stack and subroutines

New instructions CALL, RET, PUSH, PULL

Need:

- * Stack pointer(sp) with increment, decrement and preset.
- * PC reading to save its value.




prsp : $SP \leftarrow \text{STACK_BASE}$

decsp : $SP \leftarrow SP - 1$

incsp : $SP \leftarrow SP + 1$

STACK_BASE = 0xEF



$$\text{opcode} = \text{ir}[15:11]$$

$$S = \text{ir}[10:8]$$

$$sa = \text{ir}[10:8]$$

$$sb = \text{ir}[2:0]$$

$$k = \text{ir}[7:0]$$

Instructions

PUSH Ra $\text{data_mem}(\text{sp}) \leftarrow \text{Ra} ; \text{sp} \leftarrow \text{sp} - 1$

- 1) $\text{mar} \leftarrow \text{sp} ; \text{sp} \leftarrow \text{sp} - 1$ $\text{rsp}, \text{wmar}, \text{decsp}$
- 2) $\text{data_mem}(\text{mar}) \leftarrow \text{Ra}$ $\text{op} = \text{ALU-TRA}, \text{wmem}$

* $\text{sp} \leftarrow \text{sp} - 1$ can be done in step 2

POP Ra $\text{Ra} \leftarrow \text{data_mem}(\text{sp} + 1) ; \text{sp} \leftarrow \text{sp} + 1$

- 1) $\text{sp} \leftarrow \text{sp} + 1$ incsp
- 2) $\text{mar} \leftarrow \text{sp}$ rsp, wmar
- 3) $\text{Ra} = \text{data_mem}(\text{mar})$ rmem, wreg

CALL k $\text{data_mem}(\text{sp}) \leftarrow \text{pc} ; \text{pc} \leftarrow \text{k} ; \text{sp} \leftarrow \text{sp} - 1$

- 1) $\text{mar} \leftarrow \text{sp} ; \text{sp} \leftarrow \text{sp} - 1$ $\text{rsp}, \text{wmar}, \text{decsp}$
- 2) $\text{data_mem}(\text{mar}) \leftarrow \text{pc}$ rpc, wmem
- 3) $\text{pc} \leftarrow \text{k}$ $\text{inm}, \text{op} = \text{ALU-TRB}, \text{wpc}$


RET $\text{pc} \leftarrow \text{data_mem}(\text{sp} + 1) ; \text{sp} \leftarrow \text{sp} + 1$

- 1) $\text{sp} \leftarrow \text{sp} + 1$ incsp
- 2) $\text{mar} \leftarrow \text{sp}$ rsp, wmar
- 3) $\text{pc} \leftarrow \text{data_mem}(\text{mar})$ rmem, wpc

EXEC 1 same for: (PUSH, CALL) (POP, RET)

EXEC 2 same for: (POP, RET)


YASAC Stage 6. Interruptions.



vector	address	source	Description
0	0	RESET	Software reset
1	1	EXT_INT	External interrupt.
2	2	PIN_CHANGE	Pin change associated to input port
3	3	PIN_CHANGE	" " "
4	4	TIMER	Timer interrupt
5	5	SPI_STC	SPI Serial transfer complete
6	6	USART_RX	USART Rx complete
7	7	USART_TX	USART Tx complete

Software reset: similar to global reset. May substitute global reset in a future version. Does not initializes the stack pointer. No way to initialize SP from software, yet.

Alternative I/O 1 (memory-mapped)




Good

- * All ports are I/O
- * Easy connection of peripherals; no need of interconn. network
- * Easy connection of internal registers (PC, SP, SREG, ...)

Bad

- * Not registered: need external registers working as i/o modules.

Alternative I/O 2 (memory-mapped)




Good

- * All ports are I/O
- * Fewer I/O lines
- * Easy connection of internal registers (PC, SP, Sreg, ...)

Bad

- * Not registered: need external registers working as I/O modules.
- * Needs external interconnection network (or tri-state).



$$\text{opcode} \leftarrow \text{ir}[15:11]$$

$$s = \text{ir}[10:8]$$

$$sa = \text{ir}[10:8]$$

$$sb = \text{ir}[2:0]$$

$$k = \text{ir}[7:0]$$