



























Title		
Size	Number	Revision
A4		
Date:	2022/11/8	Sheet of
File:	C:\Users\ANALOG_PWR\SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	2022/11/8	Sheet of
File:	C:\Users\...ETHERNET.SchDoc	Drawn By:







Title		
Size	Number	Revision
A4		
Date:	2022/11/8	Sheet of
File:	C:\Users\JTAG\UART.SchDoc	Drawn By:




PG_ALL OR PS_POR#

利用PG信号进行POR复位，当全部电压准备就绪时，为高



Title		
Size	Number	Revision
A4		
Date:	2022/11/8	Sheet of
File:	C:\Users\...POWER.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	2022/11/8	Sheet of
File:	C:\Users\RF_IN_OUT.SchDoc	Drawn By:




Configuration Pins			Description
REFSEL[2]	REFSEL[1]	REFSEL[0]	Reference Frequency
0	0	0	52 MHz
0	0	1	38.4 MHz
0	1	0	12 MHz
0	1	1	27 MHz
1	0	0	13 MHz
1	0	1	19.2 MHz
1	1	0	26 MHz
1	1	1	24 MHz



如果TUSB321不能正常工作，去除TUSB321焊接上R80、R81这两个电阻

Title		
Size A4	Number	Revision
Date:	2022/11/8	Sheet of
File:	C:\Users\... \USB3320_RAS_PL\SchDoc	Drawn By:



IN OUT











Table 6-4: Boot Mode MIO Strapping Pins


Pin-signal / Mode	MIO[8]	MIO[7]	MIO[6]	MIO[5]	MIO[4]	MIO[3]	MIO[2]
	VMODE[1]	VMODE[0]	BOOT_MODE[4]	BOOT_MODE[0]	BOOT_MODE[2]	BOOT_MODE[1]	BOOT_MODE[3]
Boot Devices							
JTAG Boot Mode; cascaded is most common ⁽¹⁾				0	0	0	JTAG Chain Routing ⁽²⁾ 0: Cascade mode 1: Independent mode
NOR Boot ⁽³⁾				0	0	1	
NAND				0	1	0	
Quad-SPI ⁽³⁾				1	0	0	
SD Card				1	1	0	
Mode for all 3 PLLs							
PLL Enabled			0	Hardware waits for PLL to lock, then executes BootROM.			
PLL Bypassed			1	Allows for a wide PS_CLK frequency range.			
MIO Bank Voltage ⁽⁴⁾							
	Bank 1	Bank 0	Voltage Bank 0 includes MIO pins 0 thru 15. Voltage Bank 1 includes MIO pins 16 thru 53.				
2.5 V, 3.3 V	0	0					
1.8 V	1	1					

Title		
Size	Number	Revision
A4		
Date:	2022/11/8	Sheet of
File:	C:\Users\J.ZYNO\BANK500.SchDoc	Drawn By:





Title		
Size A4	Number	Revision
Date:	2022/11/8	Sheet of
File:	C:\Users\...ZYNQ_BANK501.SchDoc	Drawn By:






Title		
Size	Number	Revision
A4		
Date:	2022/11/8	Sheet 1 of 1
File:	C:\Users\...\ZYNQ_DDR3_TERMINATION.sch Doc	





Title			
Size A4	Number		Revision
Date:	2022/11/8	Sheet	of
File:	C:\Users\...ZYNQ PWR.SchDoc	Drawn By:	

	10层				单线50				顶层隔层参考单线50				差分100			顶层隔层参考差分100					差分90		
Er	板厚	叠层结构		层次	阻抗	线宽	参考层	铜厚	阻抗	线宽	参考层		阻抗	线宽	间距	阻抗	线宽	间距	参考层		阻抗	线宽	间距
				TOP	50	5mil	L2	1OZ	50	13mil	L3		100	4.1mil	7.5mil	100	9.2mil	7.5mil	L3		90	4.7mil	6mil
4.2		3.2mil						0.5OZ															
4.2		4mil		L3	50	5mil	L2/L5	0.5OZ	/	/	/		100	4mil	7mil	/	/	/	/		90	4.8mil	6mil
4.2		12.6mil		L4	50	5mil	L2/L5	0.5OZ	/	/	/		100	4mil	7mil	/	/	/	/		90	4.8mil	6mil
4.2		4mil						0.5OZ															
4.2	1.6	5.5mil						0.5OZ															
4.2		4mil		L7	50	5mil	L6/L9	0.5OZ	/	/	/		100	4mil	7mil	/	/	/	/		90	4.8mil	6mil
4.2		12.6mil		L8	50	5mil	L6/L9	0.5OZ	/	/	/		100	4mil	7mil	/	/	/	/		90	4.8mil	6mil
4.2		4mil						0.5OZ															
4.2		3.2mil		BOT	50	5mil	L2	1OZ	/	/	/		100	4.1mil	7.5mil	/	/	/	/		90	4.7mil	6mil



TOP01 SIG03 SIG04 SIG07 SIG08 BOTT10