



UC Berkeley  
Teaching Professor  
Dan Garcia

# CS61C

## Great Ideas in Computer Architecture (a.k.a. Machine Structures)



UC Berkeley  
Professor  
Bora Nikolić

## RISC-V Instruction Representation

# Great Idea #1: Abstraction (Levels of Representation/Interpretation)

High Level Language  
Program (e.g., C)

```
temp = v[k];
v[k] = v[k+1];
v[k+1] = temp;
```

*Compiler*

Assembly Language  
Program (e.g., RISC-V)

```
lw    x3, 0(x10)
lw    x4, 4(x10)
sw    x4, 0(x10)
sw    x3, 4(x10)
```

Anything can be represented  
as a number,  
i.e., data or instructions

*Assembler*



Machine Language  
Program (RISC-V)

```
1000 1101 1110 0010 0000 0000 0000 0000
1000 1110 0001 0000 0000 0000 0000 0100
1010 1110 0001 0010 0000 0000 0000 0000
1010 1101 1110 0010 0000 0000 0000 0100
```


Hardware Architecture Description  
(e.g., block diagrams)

*Architecture Implementation*

Logic Circuit Description  
(Circuit Schematic Diagrams)




# ENIAC (U.Penn., 1946) First Electronic General-Purpose Computer



**Blazingly fast (multiply in 2.8ms!)  
10 decimal digits x 10 decimal digits  
But needed 2-3 days to setup new program,  
as programmed with patch cords and switches**

# Big Idea: Stored-Program Computer

- Instructions are represented as bit patterns  
– can think of these as numbers
- Therefore, entire programs can be stored in memory to be read or written just like data
- Can reprogram quickly (seconds),  
don't have to rewire computer (days)
- Known as the “von Neumann”  
computers after widely distributed  
tech report on EDVAC project
  - Wrote-up discussions of Eckert and Mauchly
  - Anticipated earlier by Turing and Zuse



First Draft of a Report on the EDVAC  
By John von Neumann  
Contract No. W-670-ORD-4926  
Between the  
United States Army Ordnance Department  
and the  
University of Pennsylvania  
Moore School of Electrical Engineering  
University of Pennsylvania  
June 30, 1945

# EDSAC (Cambridge, 1949): First General Stored-Program Electronic Computer


**Programs held as numbers in memory**  
**35-bit binary 2's complement words**





# Consequence #1: Everything Has a Memory Address

- Since all instructions and data are stored in memory, everything has a memory address: instructions, data words
  - Both branches and jumps use these
- C pointers are just memory addresses: they can point to anything in memory
  - Unconstrained use of addresses can lead to nasty bugs; avoiding errors up to you in C; limited in Java by language design
- One register keeps address of instruction being executed: “Program Counter” (PC)
  - Basically a pointer to memory
  - Intel calls it Instruction Pointer (IP)



IBM 701, 1953  
(Image source: Wikipedia)

# Consequence #2: Binary Compatibility

- Programs are distributed in binary form
  - Programs bound to specific instruction set
  - Different version for **phones** and **PCs**
- New machines want to run old programs (“binaries”) as well as programs compiled to new instructions
- Leads to “backward-compatible” instruction set evolving over time
- Selection of Intel 8088 in 1981 for 1<sup>st</sup> IBM PC is major reason latest PCs still use 80x86 instruction set; could still run program from 1981 PC today

# Instructions as Numbers (1/2)

- Most data we work with is in words (32-bit chunks):
  - Each register is a word
  - **lw** and **sw** both access memory one word at a time
- So how do we represent instructions?
  - Remember: Computer only understands 1s and 0s, so assembler string “**add x10,x11,x0**” is meaningless to hardware
  - RISC-V seeks simplicity: since data is in words, make instructions be fixed-size 32-bit words also
    - Same 32-bit instructions used for RV32, RV64, RV128




# Instructions as Numbers (2/2)

- One word is 32 bits, so divide instruction word into “fields”
- Each field tells processor something about instruction
- We could define different fields for each instruction, but RISC-V seeks simplicity, so define six basic types of instruction formats:
  - R-format for register-register arithmetic operations
  - I-format for register-immediate arithmetic operations and loads
  - S-format for stores
  - B-format for branches (minor variant of S-format)
  - U-format for 20-bit upper immediate instructions
  - J-format for jumps (minor variant of U-format)

# R-Format Layout


# R-Format Instruction Layout



- 32-bit instruction word divided into six fields of varying numbers of bits each:  $7+5+5+3+5+7 = 32$
- Examples
  - **opcode** is a 7-bit field that lives in bits 6-0 of the instruction
  - **rs2** is a 5-bit field that lives in bits 24-20 of the instruction




# R-Format Instructions opcode/funct Fields



- **opcode**: partially specifies what instruction it is
  - Note: This field is equal to **0110011**<sub>two</sub> for all R-Format register-register arithmetic instructions
- **funct7+funct3**: combined with **opcode**, these two fields describe what operation to perform
- **Question: You have been professing simplicity, so why aren't opcode and funct7 and funct3 a single 17-bit field?**
  - We'll answer this later



# R-Format Instructions Register Specifiers





- rs1 (Source Register #1): specifies register containing first operand
- rs2 : specifies second register operand
- rd (Destination Register): specifies register which will receive result of computation
- Each register field holds a 5-bit unsigned integer (0-31) corresponding to a register number (**x0-x31**)

# R-Format Example

- RISC-V Assembly Instruction:

**add x18,x19,x10**



**add      rs2=10   rs1=19      add      rd=18   Reg-Reg OP**



# Your Turn

- What is correct encoding of **add x4, x3, x2** ?

1) 4021 8233<sub>hex</sub>

2) 0021 82b3<sub>hex</sub>

3) 4021 82b3<sub>hex</sub>

4) 0021 8233<sub>hex</sub>

5) 0021 8234<sub>hex</sub>

31	25 24	20 19	15 14	12 11	7 6	0	
0000000	rs2	rs1	000	rd	0110011		add
0100000	rs2	rs1	000	rd	0110011		sub
0000000	rs2	rs1	100	rd	0110011		xor
0000000	rs2	rs1	110	rd	0110011		or
0000000	rs2	rs1	111	rd	0110011		and

# All RV32 R-format Instructions

0000000	rs2	rs1	000	rd	0110011	add
0100000	rs2	rs1	000	rd	0110011	sub
0000000	rs2	rs1	001	rd	0110011	sll
0000000	rs2	rs1	010	rd	0110011	slt
0000000	rs2	rs1	011	rd	0110011	sltu
0000000	rs2	rs1	100	rd	0110011	xor
0000000	rs2	rs1	101	rd	0110011	srl
0100000	rs2	rs1	101	rd	0110011	sra
0000000	rs2	rs1	110	rd	0110011	or
0000000	rs2	rs1	111	rd	0110011	and


Different encoding in funct7 + funct3 selects different operations  
Can you spot two new instructions?

# I-Format Layout

# I-Format Instructions

- What about instructions with immediates?
  - Compare:
    - `add rd, rs1, rs2`
    - `addi rd, rs1, imm`
  - 5-bit field only represents numbers up to the value 31: immediates may be much larger than this
  - Ideally, RISC-V would have only one instruction format (for simplicity): unfortunately, we need to compromise
- Define new instruction format that is mostly consistent with R-format
  - Notice if instruction has immediate, then uses at most 2 registers (one source, one destination)

# I-Format Instruction Layout




- Only one field is different from R-format, **rs2** and **funct7** replaced by 12-bit signed immediate, **imm[11:0]**
- Remaining fields (**rs1**, **funct3**, **rd**, **opcode**) same as before
- imm[11:0]** can hold values in range  $[-2048_{\text{ten}}, +2047_{\text{ten}}]$
- Immediate is always sign-extended to 32-bits before use in an arithmetic operation
- We'll later see how to handle immediates > 12 bits

# I-Format Example

- RISC-V Assembly Instruction:

**addi x15, x1, -50**



**imm=-50**

**rs1=1**

**add**

**rd=15**

**OP-Imm**





# All RV32 I-format Arithmetic Instructions

imm[11:0]		rs1	000	rd	0010011	addi
imm[11:0]		rs1	010	rd	0010011	slti
imm[11:0]		rs1	011	rd	0010011	sltiu
imm[11:0]		rs1	100	rd	0010011	xori
imm[11:0]		rs1	110	rd	0010011	ori
imm[11:0]		rs1	111	rd	0010011	andi
0000000	shamt	rs1	001	rd	0010011	slli
0000000	shamt	rs1	101	rd	0010011	srli
0100000	shamt	rs1	101	rd	0010011	srai


One of the higher-order immediate bits is used to distinguish “shift right logical” (SRLI) from “shift right arithmetic” (SRAI)

“Shift-by-immediate” instructions only use lower 5 bits of the immediate value for shift amount (can only shift by 0-31 bit positions)

# RISC-V Loads



# Load Instructions are also I-Type





- The 12-bit signed immediate is added to the base address in register **rs1** to form the memory address
  - This is very similar to the add-immediate operation but used to create address not to create final result
- The value loaded from memory is stored in register **rd**



# I-Format Load Example

- RISC-V Assembly Instruction:

`lw x14, 8(x2)`



# All RV32 Load Instructions

<code>imm[11:0]</code>	<code>rs1</code>	<code>000</code>	<code>rd</code>	<code>0000011</code>	<b>lb</b>
<code>imm[11:0]</code>	<code>rs1</code>	<code>001</code>	<code>rd</code>	<code>0000011</code>	<b>lh</b>
<code>imm[11:0]</code>	<code>rs1</code>	<code>010</code>	<code>rd</code>	<code>0000011</code>	<b>lw</b>
<code>imm[11:0]</code>	<code>rs1</code>	<code>100</code>	<code>rd</code>	<code>0000011</code>	<b>lbu</b>
<code>imm[11:0]</code>	<code>rs1</code>	<code>101</code>	<code>rd</code>	<code>0000011</code>	<b>lhu</b>


- **lbu** is “load unsigned byte”
- **lh** is “load halfword”, which loads 16 bits (2 bytes) and sign-extends to fill destination 32-bit register
- **lhu** is “load unsigned halfword”, which zero-extends 16 bits to fill destination 32-bit register
- There is no ‘**lwu**’ in RV32, because there is no sign/zero extension needed when copying 32 bits from a memory location into a 32-bit register

funct3 field encodes size and ‘signedness’ of load data

# S-Format Layout




# S-Format Used for Stores



- Store needs to read two registers, **rs1** for base memory address, and **rs2** for data to be stored, as well immediate offset!
- Can't have both **rs2** and immediate in same place as other instructions!
- Note that stores don't write a value to the register file, **no rd!**
- RISC-V design decision is to move low 5 bits of immediate to where **rd** field was in other instructions – keep **rs1/rs2** fields in same place
  - Register names more critical than immediate bits in hardware design

- RISC-V Assembly Instruction:

SW x14, 8 (x2)



# All RV32 Store Instructions

- Store byte, halfword, word

Imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	sb
Imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	sh
Imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	sw

width

# B-Format Layout

# RISC-V Conditional Branches

- E.g., `beq x1, x2, Label`
- Branches read two registers but don't write to a register (similar to stores)
- How to encode label, i.e., where to branch to?

# Branching Instruction Usage

- Branches typically used for loops (**if-else**, **while**, **for**)
  - Loops are generally small (< 50 instructions)
  - Function calls and unconditional jumps handled with jump instructions (J-Format)
- **Recall:** Instructions stored in a localized area of memory (Code/Text)
  - Largest branch distance limited by size of code
  - Address of current instruction stored in the program counter (PC)



# PC-Relative Addressing

- **PC-Relative Addressing:** Use the **immediate** field as a two's-complement offset to PC
  - Branches generally change the PC by a small amount
  - Can specify  $\pm 2^{11}$  'unit' addresses from the PC
  - (We will see in a bit that we can encode 12-bit offsets as immediates)
- Why not use byte as a unit of offset from PC?
  - Because instructions are 32-bits (4-bytes)
  - We don't branch into middle of instruction

# Scaling Branch Offset

- One idea: To improve the reach of a single branch instruction, multiply the offset by four bytes before adding to PC
- This would allow one branch instruction to reach  $\pm 2^{11} \times 32$ -bit instructions either side of PC
  - Four times greater reach than using byte offset

# Branch Calculation

- If we **don't** take the branch:

$$PC = PC + 4 \quad (\text{i.e., next instruction})$$

- If we **do** take the branch:

$$PC = PC + \text{immediate} * 4$$


- Observations:

- **immediate** is number of instructions to jump (remember, specifies words) either forward (+) or backwards (−)

# RISC-V Feature, $n \times 16$ -bit Instructions

- Extensions to RISC-V base ISA support 16-bit compressed instructions and also variable-length instructions that are multiples of 16-bits in length
- To enable this, RISC-V scales the branch offset by 2 bytes even when there are no 16-bit instructions
- Reduces branch reach by half and means that  $\frac{1}{2}$  of possible targets will be errors on RISC-V processors that only support 32-bit instructions (as used in this class)
- RISC-V conditional branches can only reach  $\pm 2^{10} \times 32$ -bit instructions on either side of PC

# RISC-V B-Format for Branches



- B-format is mostly same as S-Format, with two register sources (**rs1/rs2**) and a 12-bit immediate **imm[12:1]**
- But now immediate represents values -4096 to +4094 in 2-byte increments
- The 12 immediate bits encode *even* 13-bit signed byte offsets (lowest bit of offset is always zero, so no need to store it)

# Branch Example, Determine Offset

- RISC-V Code:

```

Loop: beq  x19,x10,End
      add  x18,x18,x10
      addi x19,x19,-1
      j    Loop
End:   # target instruction
    
```

Count instructions from branch

1  
2  
3  
4

- Branch offset =

**$4 \times 32\text{-bit instructions} = 16 \text{ bytes}$**

- (Branch with offset of 0, branches to itself)





# Branch Example, Determine Offset

- RISC-V Code:

```
Loop: beq  x19,x10,End
      add  x18,x18,x10
      addi x19,x19,-1
      j    Loop
End:   # target instruction
```

Count instructions  
from branch

- 1
- 2
- 3
- 4

???????	01010	10011	000	?????	1100011
---------	-------	-------	-----	-------	---------

imm          rs2=10          rs1=19          BEQ          imm          BRANCH

# Branch Example, Determine Offset


- RISC-V Code:

```

Loop: beq  x19,x10,End
      add  x18,x18,x10
      addi x19,x19,-1
      j    Loop
End:   # target instruction
  
```

Offset = 16 bytes  
= 8 x 2

1  
2  
3  
4





# RISC-V Immediate Encoding

## Instruction encodings, inst[31:0]

31	30	25	24	20	19	15	14	12	11	8	7	6	0	
funct7				rs2		rs1		funct3		rd		opcode		R-type
imm[11:0]						rs1		funct3		rd		opcode		I-type
imm[11:5]				rs2		rs1		funct3		imm[4:0]		opcode		S-type
imm[12 10:5]				rs2		rs1		funct3		imm[4:1 11]		opcode		B-type

## 32-bit immediates produced, imm[31:0]

31	25	24	12	11	10	5	4	1	0		
-inst[31]-					inst[30:25]		inst[24:21]		inst[20]		I-imm.
-inst[31]-					inst[30:25]		inst[11:8]		inst[7]		S-imm.
-inst[31]-				inst[7]	inst[30:25]		inst[11:8]		0		B-imm.

Upper bits sign-extended from **inst[31]** always

Only bit 7 of instruction changes role in immediate between S and B

# Branch Example, Complete Encoding

**beq**    **x19,x10**, offset = 16 bytes

13-bit immediate,  $imm[12:0]$ , with value 16

0000000010000

$imm[0]$  discarded,  
always zero

$imm[12]$

$imm[11]$



$imm[10:5]$  **rs2=10**    **rs1=19**    **BEQ**  $imm[4:1]$     **BRANCH**

# All RISC-V Branch Instructions

<code>imm[12 10:5]</code>	<code>rs2</code>	<code>rs1</code>	<code>000</code>	<code>imm[4:1 11]</code>	<code>1100011</code>	<b>beq</b>
<code>imm[12 10:5]</code>	<code>rs2</code>	<code>rs1</code>	<code>001</code>	<code>imm[4:1 11]</code>	<code>1100011</code>	<b>bne</b>
<code>imm[12 10:5]</code>	<code>rs2</code>	<code>rs1</code>	<code>100</code>	<code>imm[4:1 11]</code>	<code>1100011</code>	<b>blt</b>
<code>imm[12 10:5]</code>	<code>rs2</code>	<code>rs1</code>	<code>101</code>	<code>imm[4:1 11]</code>	<code>1100011</code>	<b>bge</b>
<code>imm[12 10:5]</code>	<code>rs2</code>	<code>rs1</code>	<code>110</code>	<code>imm[4:1 11]</code>	<code>1100011</code>	<b>bltu</b>
<code>imm[12 10:5]</code>	<code>rs2</code>	<code>rs1</code>	<code>111</code>	<code>imm[4:1 11]</code>	<code>1100011</code>	<b>bgeu</b>

Long  
Immediates

# Questions on PC-addressing

- Does the value in branch immediate field change if we move the code?
  - If moving individual lines of code, then yes
  - If moving all of code, then no ('position-independent code')
- What do we do if destination is  $> 2^{10}$  instructions away from branch?
  - Other instructions save us


# Questions on PC-addressing

- Does the value in branch immediate field change if we move the code?
  - If moving individual lines of code, then yes
  - If moving all of code, then no ('position-independent code')
- What do we do if destination is  $> 2^{10}$  instructions away from branch?
  - Other instructions save us

```

beq x10,x0,far          bne x10,x0,next
# next instr           j    far
                        next: # next instr
  
```

# U-Format for “Upper Immediate” Instructions



- Has 20-bit immediate in upper 20 bits of 32-bit instruction word
- One destination register, rd
- Used for two instructions
  - **lui** – Load Upper Immediate
  - **auipc** – Add Upper Immediate to PC

# LUI to Create Long Immediates

- LUI writes the upper 20 bits of the destination with the immediate value, and clears the lower 12 bits.
- Together with an **addi** to set low 12 bits, can create any 32-bit value in a register using two instructions (**lui/addi**).

```
lui x10, 0x87654           # x10 = 0x87654000
addi x10, x10, 0x321       # x10 = 0x87654321
```



# One Corner Case

How to set 0xDEADBEEF?

```
lui x10, 0xDEADB # x10 = 0xDEADB000
```

```
addi x10, x10, 0xEEF # x10 = 0xDEADAEEF
```

**addi** 12-bit immediate is always sign-extended, if top bit is set, will subtract -1 from upper 20 bits

# Solution

How to set 0xDEADBEEF?

```
LUI x10, 0xDEADC    # x10 = 0xDEADC000
```

```
ADDI x10, x10, 0xEEF    # x10 =  
                        #0xDEADBEEF
```

Pre-increment value placed in upper 20 bits, if sign bit will be set on immediate in lower 12 bits.

Assembler pseudo-op handles all of this:

```
li x10, 0xDEADBEEF    # Creates two  
                        #instructions
```


- Adds upper immediate value to PC and places result in destination register
- Used for PC-relative addressing

```
Label: AUIPC x10, 0 # Puts address of
                    # Label in x10
```

**J-Format**



# J-Format for Jump Instructions



- **j**al saves PC+4 in register **rd** (the return address)
  - Assembler “j” jump is pseudo-instruction, uses JAL but sets **rd=x0** to discard return address
- Set PC = PC + offset (PC-relative jump)
- Target somewhere within  $\pm 2^{19}$  locations, 2 bytes apart
  - $\pm 2^{18}$  32-bit instructions
- Immediate encoding optimized similarly to branch instruction to reduce hardware cost



# Uses of JAL

---

```
# j pseudo-instruction
```


```
j Label = jal x0, Label # Discard return  
address
```

```
# Call function within  $2^{18}$  instructions  
of PC
```

```
jal ra, FuncName
```



# JALR Instruction (I-Format)



- **jalr rd, rs, immediate**
  - Writes PC+4 to rd (return address)
  - Sets PC = **rs** + **immediate**
  - Uses same immediates as arithmetic and loads
    - **no** multiplication by 2 bytes
    - In contrast to branches and **jal**



# Uses of JALR

---

# ret and jr psuedo-instructions

ret = jr ra = jalr x0, ra, 0

# Call function at any 32-bit absolute address

lui x1, <hi20bits>

jalr ra, x1, <lo12bits>

# Jump PC-relative with 32-bit offset

auipc x1, <hi20bits>

jalr x0, x1, <lo12bits>




**“And In  
Conclusion...”**

# Summary of RISC-V Instruction Formats

31	30	25	24	21	20	19	15	14	12	11	8	7	6	0		
funct7				rs2			rs1			funct3			rd		opcode	R-type
imm[11:0]						rs1			funct3			rd		opcode	I-type	
imm[11:5]				rs2			rs1			funct3			imm[4:0]		opcode	S-type
imm[12 10:5]				rs2			rs1			funct3			imm[4:1 11]		opcode	B-type
imm[31:12]										rd			opcode		U-type	
imm[20 10:1 11]]						imm[19:12]						rd		opcode	J-type	



# Complete RV32I ISA!

Open  RISC-V Reference Card <span>..</span>									
Base Integer Instructions: RV32I									
Category	Name	Fmt	RV32I Base						
Shifts	Shift Left Logical	R	SLL rd,rs1,rs2						
	Shift Left Log. Imm.	I	SLLI rd,rs1,shamt						
	Shift Right Logical	R	SRL rd,rs1,rs2						
	Shift Right Log. Imm.	I	SRLI rd,rs1,shamt						
	Shift Right Arithmetic	R	SRA rd,rs1,rs2						
	Shift Right Arith. Imm.	I	SRAI rd,rs1,shamt						
Arithmetic	ADD	R	ADD rd,rs1,rs2						
	ADD Immediate	I	ADDI rd,rs1,imm						
	SUBtract	R	SUB rd,rs1,rs2						
	Load Upper Imm	U	LUI rd,imm						
Logical	Add Upper Imm to PC	U	AUIPC rd,imm	Loads	Load Byte	I	LB rd,rs1,imm		
	XOR	R	XOR rd,rs1,rs2		Load Halfword	I	LH rd,rs1,imm		
	XOR Immediate	I	XORI rd,rs1,imm		Load Byte Unsigned	I	LBU rd,rs1,imm		
	OR	R	OR rd,rs1,rs2		Load Half Unsigned	I	LHU rd,rs1,imm		
	OR Immediate	I	ORI rd,rs1,imm		Load Word	I	LW rd,rs1,imm		
	AND	R	AND rd,rs1,rs2	Stores	Store Byte	S	SB rs1,rs2,imm		
Compare	AND Immediate	I	ANDI rd,rs1,imm		Store Halfword	S	SH rs1,rs2,imm		
	Set <	R	SLT rd,rs1,rs2		Store Word	S	SW rs1,rs2,imm		
	Set < Immediate	I	SLTI rd,rs1,imm						
	Set < Unsigned	R	SLTU rd,rs1,rs2						
	Set < Imm Unsigned	I	SLTIU rd,rs1,imm						
Branches	Branch =	B	BEQ rs1,rs2,imm	<div>Synch   Synch thread   I   FENCE</div> <div>Environment   CALL   I   ECALL BREAK   I   EBREAK</div>					
	Branch ≠	B	BNE rs1,rs2,imm						
	Branch <	B	BLT rs1,rs2,imm						
	Branch ≥	B	BGE rs1,rs2,imm						
	Branch < Unsigned	B	BLTU rs1,rs2,imm						
	Branch ≥ Unsigned	B	BGEU rs1,rs2,imm						
Jump & Link	J&L	J	JAL rd,imm						
	Jump & Link Register	I	JALR rd,rs1,imm						

Not in 61C