

CPE201

Digital Design

By Benjamin Haas

Class 13: NAND/NOR Combinational Logic, Chip Properties




Dual Symbols

- $(AB)' = A' + B'$



- NAND = negative-OR

- $(A + B)' = A'B'$




- NOR = negative-AND



NAND Example


- $$\begin{aligned} & ((AB)'(CD)')' \\ &= (AB)'' + (CD)'' \\ &= AB + CD \end{aligned}$$



- Now SOP




NAND Example



Equivalent NAND/Negative-OR logic diagram

\equiv




AND-OR equivalent




NOR Example


- $$\begin{aligned} & ((A+B)' + (C+D)')' \\ &= (A+B)''(C+D)'' \\ &= (A+B)(C+D) \end{aligned}$$




- Now POS



Example



Example




Example

- Implement using only NOR gates
 - $X = ABC$
- Redo with only NAND gates




Waveforms

- Logic applied at each transition



Waveforms



Real ICs

- TTL vs CMOS
 - TTL is older and consumes more power
 - CMOS is more common
 - Usually used now to refer to the logic high level
 - 5V vs 3.3V





Handling

- Electrostatic Discharge (ESD)
 - Will let out the blue smoke, every time
- Safe handling and usage
 - Carrying/Transport (cases, touching, storage)
 - Using (power up last, move unpowered)







Glue Logic or Bubblegum Logic

- Info review on ICs




MC54/74HC00A

	J SUFFIX CERAMIC PACKAGE CASE 632-08
	N SUFFIX PLASTIC PACKAGE CASE 646-06
	D SUFFIX SOIC PACKAGE CASE 751A-03
	DT SUFFIX TSSOP PACKAGE CASE 948G-01
ORDERING INFORMATION	
MC54HCXXAJ	Ceramic
MC74HCXXAN	Plastic
MC74HCXXAD	SOIC
MC74HCXXADT	TSSOP




74 Series parts




74xx00


7400 Quad NAND Gate




74 Series Parts




(a) 74xx08




(b) 74xx11




(c) 74xx21




74xx86




74xx32




(a) 74xx02




(b) 74xx27




(a) 74xx00



(b) 74xx10



(c) 74xx20



(d) 74xx30


Reading a Datasheet

Quad 2-Input NAND Gate High-Performance Silicon-Gate CMOS


The MC54/74HC00A is identical in pinout to the LS00. The device inputs are compatible with Standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS and TTL
- Operating Voltage Range: 2 to 6 V
- Low Input Current: $1\mu\text{A}$
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance With the JEDEC Standard No. 7A Requirements
- Chip Complexity: 32 FETs or 8 Equivalent Gates


LOGIC DIAGRAM




Pinout: 14–Load Packages (Top View)



MC54/74HC00A



J SUFFIX
CERAMIC PACKAGE
CASE 632-08



N SUFFIX
PLASTIC PACKAGE
CASE 646-06



D SUFFIX
SOIC PACKAGE
CASE 751A-03



DT SUFFIX
TSSOP PACKAGE
CASE 948G-01

ORDERING INFORMATION

MC54HCXXAJ	Ceramic
MC74HCXXAN	Plastic
MC74HCXXAD	SOIC
MC74HCXXADT	TSSOP

FUNCTION TABLE

Inputs		Output
A	B	Y
L	L	H
L	H	H
H	L	H
H	H	L

DC CHARACTERISTICS (Voltages Referenced to GND)

Symbol	Parameter	Condition	V_{CC} V	Guaranteed Limit			Unit
				-55 to 25°C	$\leq 85^{\circ}\text{C}$	$\leq 125^{\circ}\text{C}$	
V_{IH}	Minimum High-Level Input Voltage	$V_{out} = 0.1\text{V}$ or $V_{CC} - 0.1\text{V}$ $ I_{out} \leq 20\mu\text{A}$	2.0 3.0 4.5 6.0	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	1.50 2.10 3.15 4.20	V
V_{IL}	Maximum Low-Level Input Voltage	$V_{out} = 0.1\text{V}$ or $V_{CC} - 0.1\text{V}$ $ I_{out} \leq 20\mu\text{A}$	2.0 3.0 4.5 6.0	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	0.50 0.90 1.35 1.80	V

MAXIMUM RATINGS*

Symbol	Parameter	Value	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	-0.5 to $+7.0$	V
V_{in}	DC Input Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
V_{out}	DC Output Voltage (Referenced to GND)	-0.5 to $V_{CC} + 0.5$	V
I_{in}	DC Input Current, per Pin	± 20	mA
I_{out}	DC Output Current, per Pin	± 25	mA
I_{CC}	DC Supply Current, V_{CC} and GND Pins	± 50	mA
P_D	Power Dissipation in Still Air, Plastic or Ceramic DIP† SOIC Package† TSSOP Package†	750 500 450	mW
T_{stg}	Storage Temperature	-65 to $+150$	$^{\circ}\text{C}$
T_L	Lead Temperature, 1 mm from Case for 10 Seconds Plastic DIP, SOIC or TSSOP Package Ceramic DIP	260 300	$^{\circ}\text{C}$

* Maximum Ratings are those values beyond which damage to the device may occur.

Functional operation should be restricted to the Recommended Operating Conditions.

† Derating — Plastic DIP: $-10\text{ mW}/^{\circ}\text{C}$ from 65° to 125°C
Ceramic DIP: $-10\text{ mW}/^{\circ}\text{C}$ from 100° to 125°C
SOIC Package: $-7\text{ mW}/^{\circ}\text{C}$ from 65° to 125°C
TSSOP Package: $-6.1\text{ mW}/^{\circ}\text{C}$ from 65° to 125°C


RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	in	Max	Unit
V_{CC}	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V_{in} , V_{out}	DC Input Voltage, Output Voltage (Referenced to GND)	0	V_{CC}	V
T_A	Operating Temperature, All Package Types	-55	$+125$	$^{\circ}\text{C}$
t_r , t_f	Input Rise and Fall Time $V_{CC} = 2.0\text{V}$ $V_{CC} = 4.5\text{V}$ $V_{CC} = 6.0\text{V}$	0 0 0	1000 500 400	ns

MC54/74HC00A

Propagation Delay

- Switching speed limit
 - t_{PHL} – high to low propagation time
 - t_{PLH} – low to high propagation time
 - 9ns for 7400 above
 - Be aware of race conditio




Supply voltage (V_{cc})

- 5V, 3.3V, 2.5V, 1.8V
 - Input range can vary
 - Must match the rest of your circuits





Input/Output Logic Levels


- Varies with supply voltage
 - Stay out of the indeterminant zone



Acceptable TTL Gate Input Signal Levels



Acceptable TTL Gate Output Signal Levels



Power Dissipation

- Each part draws power
 - Usually lost to heat
 - Keep it well below your maximum
 - Sometimes dependent on frequency of use



Fan-Out and Loading


- Each chip can only output so much current
- Fan-Out is how many of the same chips one chip could drive
- Ratio of output current to input current

$$\text{Unit loads} = \frac{I_{OL}}{I_{IL}} = \frac{8.0 \text{ mA}}{0.4 \text{ mA}} = 20$$






Driving LEDs

- ICs can't usually source much current (~10mA)
 - ICs can sink more current
- LEDs usually take 30mA



Terminating Un-used Inputs

- Floating inputs is bad



Reading

- This lecture
 - Sections 5.4-5.5, 3.8
- Next lecture
 - Sections 6.1-6.3

