

# Programming in Infernal

v0.666 [BETA]

2018-06-29

## Contents

<b>1</b>	<b>Overview</b>	<b>2</b>
1.1	Definitions . . . . .	2
1.2	Manual Conventions . . . . .	2
1.3	Syntax and Procedure . . . . .	3
<b>2</b>	<b>Registers</b>	<b>3</b>
<b>3</b>	<b>Instructions</b>	<b>4</b>
3.1	Commands . . . . .	4
3.2	Move Instructions . . . . .	4
3.3	Flow Control Instructions . . . . .	4
3.4	Arithmetic Instructions . . . . .	5
3.5	Logic Instructions . . . . .	5
3.6	Peripheral Control and Miscellaneous Instructions . . . . .	5
<b>4</b>	<b>Examples</b>	<b>5</b>
4.1	Counting . . . . .	5

# 1 Overview

Infernal is a simple assembly-like scripting language. Its design is based on the accumulator-oriented instruction sets of many microcontrollers.

All Infernal instructions require either one or zero operands. This operand is always a register, a label, or an unsigned 8-bit value.

The language is designed for controlling peripheral devices, and does not currently support signed numbers. It is also a little quirky at the moment, but you can still use it to do some cool shit. The included examples are known to work.

## 1.1 Definitions

**register** A location for storing data. Infernal provides 16 registers for general use and 5 special registers.

**instruction** A binary code which instructs a badge to do something useful.

**instruction queue** The ordered list of instructions which forms an Infernal program. The last instruction in the instruction queue must be the `END` instruction.

**command** An instruction that will be executed immediately rather than being added to the instruction queue.

**mnemonic** A handy way to refer to an instruction or register instead of using its binary code.

**label** A numbered marker placed within the instruction queue using the `LBL` instruction. Branching instructions require labels as operands.

## 1.2 Manual Conventions

- The mnemonic for a register refers to the address of that register. For instance, `WREG` refers to the address `0x10`.
- The mnemonic for a register is prepended by an asterisk when referring to the contents of that register. For instance, `*WREG` refers to whatever value is currently held by the working register.
- The mnemonic for each register or instruction is written in uppercase **typewriter** font. If an instruction requires an operand, the type of the operand is specified by a lowercase letter following the mnemonic:
  - `l` is a label (from `0x00` to `0x0F`)
  - `r` is a register (general- or special-purpose)
  - `v` is an unsigned 8-bit value (from `0x00` to `0xFF`)

- Complete Infernal scripts are shown in **typewriter** font in whole paragraphs. The mnemonics in these scripts can be converted to their binary representations and entered into the badge.

### 1.3 Syntax and Procedure

The general form of a statement in Infernal is [operator] followed by [operand]. When writing Infernal code, it is helpful to follow the following format:

```
[mnemonic] [operand] // [comment]
```

where each statement is written as a separate line in a plaintext file. A complete Infernal script may thus be fed into an Infernal translation program, which will output the equivalent sequence of binary codes for use with a badge.

## 2 Registers

Infernal provides 16 general-purpose registers, R0-R15. Additionally, 5 special-purpose registers are accessible. Each register contains an unsigned 8-bit value.

Many instructions operate implicitly on one or more of the special-purpose registers. If an instruction requires a register as an operand, any of the following registers may be used.

Mnemonic	Code	Name	Purpose
WREG	0xFC	Working Register	Contains the result of most arithmetic and logic operations
COMP	0xFD	Comparison Register	Contains the value against which *WREG is compared during branching instructions
WHEEL	0xFE	Wheel Register	Contains user input value
DISP	0xFF	Display Register	Value stored here will be immediately displayed to user
LINK	0xFB	Link Register	Contains most recent subroutine return location
R0-R15	0x00-0x0F	General Purpose Registers	

## 3 Instructions

### 3.1 Commands

Commands are executed immediately rather than being added to the instruction queue.

Mnemonic	Code	Function
RUN	0xF5	Executes the program in the instruction queue.
SVEEP	0xF4	Saves current script to EEPROM
LDEEP	0xF3	Loads script from EEPROM into instruction queue
DELEEP	0xEE	Saves current script to EEPROM
NUKE	0xDD	Resets badge to factory settings
MENU	0xFF	Exits Scripting Mode; returns badge to menu Mode

### 3.2 Move Instructions

Each of the following instructions loads an unsigned 8-bit value into a register. The value to be loaded can be an explicit value ( $v$ ), or come from another register ( $*r$  or  $*WREG$ ).

Mnemonic	Code	Function
MOVW $v$	0x01	$v \rightarrow WREG$
MOVRW $r$	0x02	$*r \rightarrow WREG$
MOVWR $r$	0x03	$*WREG \rightarrow r$
MOVVC $v$	0x04	$v \rightarrow COMP$
MOVRC $r$	0x05	$*r \rightarrow COMP$
MOVWC	0xFA	$*WREG \rightarrow COMP$

### 3.3 Flow Control Instructions

Mnemonic	Code	Function
LBL $l$	0x06	Creates label $l$ in place
BR $l$	0x07	Unconditional branch to label $l$
BEQ $l$	0x08	Branch to $l$ if $*WREG == *COMP$
BNE $l$	0x09	Branch to $l$ if $*WREG != *COMP$
BGT $l$	0x0A	Branch to $l$ if $*WREG > *COMP$
BLT $l$	0x0B	Branch to $l$ if $*WREG < *COMP$

### 3.4 Arithmetic Instructions

Mnemonic	Code	Function
CLR	0xFD	$0x00 \rightarrow \text{WREG}$
CLRR $r$	0x0F	$0x00 \rightarrow r$
INC	0xFC	$*\text{WREG} + 1 \rightarrow \text{WREG}$
INCR $r$	0x0D	$*r + 1 \rightarrow r$
DEC	0xFB	$*\text{WREG} - 1 \rightarrow \text{WREG}$
DECR $r$	0x0E	$*r - 1 \rightarrow r$
ADDVW $v$	0x10	$v + *\text{WREG} \rightarrow \text{WREG}$
ADDRW $r$	0x11	$*r + *\text{WREG} \rightarrow \text{WREG}$
SUBVW $v$	0x14	$ v - *\text{WREG}  \rightarrow \text{WREG}$
SUBRW $r$	0x15	$ *r - *\text{WREG}  \rightarrow \text{WREG}$

Note: SUBVW and SUBRW place the absolute value of the result of the subtraction operation into WREG.

### 3.5 Logic Instructions

Mnemonic	Code	Function
ANDVW $v$	0x19	$v \text{ AND } *\text{WREG} \rightarrow \text{WREG}$
ANDRW $r$	0x1A	$*r \text{ AND } *\text{WREG} \rightarrow \text{WREG}$
ORVW $v$	0x1B	$v \text{ OR } *\text{WREG} \rightarrow \text{WREG}$
ORRW $r$	0x1C	$*r \text{ OR } *\text{WREG} \rightarrow \text{WREG}$
XORVW $v$	0x1D	$v \text{ XOR } *\text{WREG} \rightarrow \text{WREG}$
XORRW $r$	0x1E	$*r \text{ XOR } *\text{WREG} \rightarrow \text{WREG}$
BSL $v$	0x12	Shift WREG left by $v$ bits
BSR $v$	0x13	Shift WREG right by $v$ bits

### 3.6 Peripheral Control and Miscellaneous Instructions

Mnemonic	Code	Function
NOP	0x00	No operation
DUS $v$	0xEE	Halt for $v$ microseconds
DMS $v$	0xED	Halt for $v$ milliseconds
DS $v$	0xEC	Halt for $v$ seconds
END	0xF9	Must be the final instruction in the instruction queue.

## 4 Examples

### 4.1 Counting

The following script counts from 0 to 255 and displays each number on the badge in binary format for one second.

```

1 CLR          // Set WREG to 0
2 MOVVC 0xFF   // Set COMP to 255
3 LBL 0x01     // Create label 1
4 MOVWR DISP   // Copy WREG value to DISP
5 INC         // Increment WREG by 1
6 DS 0x01     // Delay for one second
7 BNE 0x01     // If the values in WREG and COMP are not equal,
               jump to label 1
8 END

```

This script uses the COMP register to set a final value for WREG. It then increments the value in WREG until it matches the value in COMP. Each value that WREG takes on is displayed on the badge by copying it to the DISP register.