
SET (bitline side): non-target transistors
SET: the written cell's own transistor (Vds in compliance)
RESET (bitline side): non-target transistors
RESET (row-line side): non-target transistors
1.1 V rating
largest terminal voltage on an access transistor, best admissible scheme (V)
write voltage V (V)
0.0
0.5
1.0
1.5
2.0
1.0
1.2
1.4
1.6
1.8
2.0
2.2