Run file

```
#library creation
create lib -technology ../../ref/tech/saed32nm 1p9m.tf -ref libs \
{../../ref/CLIBs/saed32 1p9m tech.ndm ../../ref/CLIBs/saed32 hvt.ndm \
../../ref/CLIBs/saed32 lvt.ndm ../../ref/CLIBs/saed32 rvt.ndm \
../../ref/CLIBs/saed32 sram lp.ndm} risc v
#reading netlist and SDC
read verilog ../netlist/risc.v
read sdc ../constraints/risc sdc2.sdc
#floor plan
link design
initialize floorplan -side ratio {2 3} -core offset {2}
#parasitic reading
read_parasitic_tech -name {new_model} -tlup
{../../ref/tech/saed32nm_1p9m_Cmin.lv.tluplus} -layermap \
{../../ref/tech/saed32nm_tf_itf_tluplus.map}
current_corner default
set_parasitic_parameters -early_spec new_model -late_spec new_model
set process number 0.99 -corners default
set temperature 125 -corners default
set voltage 0.75 -corners default
current mode default
read sdc ../constraints/risc sdc2.sdc
set scenario status default -active true -setup true -hold true -max transition true -
max_capacitance true -min_capacitance true -leakage_power true \
-dynamic power true
#pg
set app options -name plan.place.auto create blockages -value auto
create placement -floorplan
place pins -self
check pg drc
check pg connectivity
check pg missing vias
#placement
create_placement -congestion -congestion_effort high
# re run untile good congestion is obtained
# set app options -name place.coarse.max density -value 0.4
# set app options -name place.coarse.pin density aware -value true
# create placement and routing blockages
set_app_options place_opt.place.congestion_effort -value high
place_opt
check legality -verbos
report congestion
report utilization
report_constraints
# cts stage
# remove unnessary routing blockages
```

```
check_design -checks pre_clock_tree_stage
set_app_options -name time.remove_clock_reconvergence_pessimism -value true
set app options -name clock opt.flow.enable ccd -value true
set app options -name clock opt.place.congestion effort -value high
set app options -name cts.optimize.enable congestion aware ndr promotion -value true
#congestion aware NDR promotion for SI
# source ./scripts/ndr.tcl
report_qor -summary
report clock settings
clock opt
report timing
{\tt report\_constraints}
report_qor -summary
save block -as after cts
#routing
check_design -checks pre_route_stage
set_app_options -name route.track.timing_driven -value true
set_app_options -name route.track.crosstalk_driven -value true
set app options -name route.detail.timing driven -value true
set routing rule all -clear -default rule -min routing layer 1 -max routing layer 9
route auto -max detail route iterations 30
route_eco
check_lvs
save_block -as after_routing
write script -force -format icc2 -output ../reports/risc spef
write parasitics -output ../reports/spef generation 1
write sdf ../results/risc.sdf
write verilog ../results/risc.v
write gds ../results/risc.gds
write sdc -output ../results/risc.sdc
```

Report timing

```
Report : timing
-path_type full
-delay_type max
-max_paths 1
-report_by design
Design : msrv32_top
Version: T-2022.03-SP4
Date : Fri Dec 8 16:37:36 2023
 Information: Timer using 'CRPR'. (TIM-050)
     Startpoint: REG2/alu_opcode_reg_out_reg[1] (rising edge-triggered flip-flop clocked by clock)
Endpoint: MC/cause_out_reg[2] (rising edge-triggered flip-flop clocked by clock)
Mode: default
Corner: default
Scenario: default
Path Group: clock
Path Type: max
      clock clock (rise edge)
clock network delay (propagated)
                                                                                                                                        0.00
0.12
                                                                                                                                                                   0.00
0.12
    Clock network delay (propagated)

REG2/alu_opcode_reg_out_reg[1]/CLK (DFFX1_RVT)

REG2/alu_opcode_reg_out_reg[1]/Q (DFFX1_RVT)

ALU/U25/Y (INVX6_HVT)

ALU/U27/Y (AND3X1_RVT)

ALU/U210/Y (NAND2X9_RVT)

ALU/U211/Y (INVX1_HVT)

ALU/U211/Y (NAND2X4_HVT)

ALU/U212/Y (NAND2X4_HVT)

ALU/U38/Y (OA22X2_HVT)

ALU/U38/Y (AND2X1_RVT)

ALU/U392/Y (NANDAX9_RVT)

MBMUX/U85/Y (AO22X1_RVT)
                                                                                                                                        0.00
                                                                                                                                                                   0.12 r
                                                                                                                                        0.35
0.27
0.41
                                                                                                                                                                   0.47
0.74
1.15
                                                                                                                                         0.31
0.65
                                                                                                                                                                   1.46
2.11
                                                                                                                                         1.29
                                                                                                                                                                   3.39
                                                                                                                                        1.29
1.52
0.23
0.11
0.16
0.21
                                                                                                                                                                   4.91
5.14
5.26
5.41
5.63
 BU/U89/Y (0A221X1 LVT)
BU/U91/Y (A0222X1_LVT)
BU/U93/Y (A0222X1_LVT)
BU/U93/Y (OA222X1_LVT)
BU/U98/Y (0A22X1_LVT)
BU/U109/Y (NAND2X2_LVT)
BU/U101/Y (A0222X1_LVT)
BU/U129/Y (A022X1_LVT)
BU/U139/Y (A0221X1_LVT)
BU/U139/Y (A0221X1_LVT)
BU/U133/Y (NAND2X0_LVT)
BU/U133/Y (A021X1_LVT)
BU/U134/Y (A021X1_LVT)
BU/U134/Y (A021X1_LVT)
BU/U135/Y (ANDAX4_LVT)
PC/U233/Y (ANDAX4_LVT)
MC/U26/Y (OR2X2_LVT)
MC/U26/Y (NAND2X0_LVT)
MC/U41/Y (NAND3X0_LVT)
MC/U42/Y (NAND2X0_LVT)
MC/U45/Y (NAND4X0_LVT)
MC/U45/Y (NAND4X0_LVT)
MC/U45/Y (NAND4X0_LVT)
   BU/U89/Y (OA221X1_LVT)
                                                                                                                                 0.18
                                                                                                                                                          7.70 f
                                                                                                                                 0.14
                                                                                                                                                          7.84 f
                                                                                                                                 0.13
                                                                                                                                                          7.97 f
                                                                                                                                 0.13
                                                                                                                                                          8.10 f
                                                                                                                                 0.10
                                                                                                                                                           8.21 f
                                                                                                                                 0.11
                                                                                                                                                          8.32 r
                                                                                                                                 0.15
                                                                                                                                 0.08
                                                                                                                                                          8.55 r
                                                                                                                                 0.09
                                                                                                                                                          8.75 r
                                                                                                                                 0.04
                                                                                                                                                           8.78
                                                                                                                                 0.10
                                                                                                                                                          8.88 f
                                                                                                                                 0.13
                                                                                                                                                           9.02 f
                                                                                                                                 0.18
                                                                                                                                                           9.20 f
                                                                                                                                 0.08
                                                                                                                                                           9.27 f
                                                                                                                                                           9.37 f
                                                                                                                                 0.10
                                                                                                                                 0.05
                                                                                                                                                           9.42 r
                                                                                                                                                           9.46 f
                                                                                                                                 0.04
                                                                                                                                 0.07
                                                                                                                                                           9.54 r
                                                                                                                                 0.13
                                                                                                                                                           9.67 f
 MC/U43/Y (NAND3X1_LVT)
MC/U45/Y (NAND4X0_LVT)
MC/ZBUF_24_inst_3650/Y (NBUFFX2_LVT)
MC/U48/Y (INVX4_LVT)
MC/U73/Y (NAND2X0_LVT)
MC/U74/Y (NAND2X0_RVT)
MC/cause_out_reg[2]/D (DFFX1_RVT)
data arrival time
                                                                                                                                                          9.77 r
9.85 r
                                                                                                                                 0.10
                                                                                                                                 0.08
                                                                                                                                 0.03
                                                                                                                                                          9.88 f
                                                                                                                                                          9.93 r
                                                                                                                                 0.05
                                                                                                                                0.07
                                                                                                                                                        10.00 f
                                                                                                                                                        10.00 f
                                                                                                                                0.00
                                                                                                                                                        10.00
   clock clock (rise edge)
clock network delay (propagated)
                                                                                                                              10.00
                                                                                                                                                        10.00
   clock reconvergence pessimism
MC/cause_out_reg[2]/CLK (DFFX1_RVT)
                                                                                                                                0.01
                                                                                                                                                        10.10
                                                                                                                                                        10.10
   library setup time
data required time
                                                                                                                               -0.10
                                                                                                                                                        10.00
   data required time
   data arrival time
                                                                                                                                                       -10.00
   slack (MET)
                                                                                                                                                          0.00
```

Report_constraints

Design Rules Total Number of Nets:

Nets with Violations: Max Trans Violations:

9052

```
icc2_shell> report_constraintsE[14Goute_ecoE[KE[14Geport_constraintsE[20GdesignE[KE[20GqorE[K
 Report : qor
Design : msrv32_top
Version: T-2022.03-SP4
Date : Fri Dec 8 16:36:44 2023
  Information: Timer using 'CRPR'. (TIM-050)
 Scenario 'default'
Timing Path Group 'clock'
Levels of Logic:
Critical Path Length:
Critical Path Slack:
Critical Path Clk Period:
Total Negative Slack:
No. of Violating Paths:
Worst Hold Violation:
Total Hold Violation:
No. of Hold Violations:
                                                                                              9.88
0.00
10.00
0.00
  Cell Count
 Hierarchical Cell Count:
Hierarchical Port Count:
                                                                                               4120
Hierarchical Port Count: 4120
Leaf Cell Count: 8683
Buf/Inv Cell Count: 1052
Buf Cell Count: 455
Inv Cell Count: 9
Combinational Cell Count: 7069
Single-bit Isolation Cell Count:
Multi-bit Isolation Cell Count:
Isolation Cell Banking Ratio:
Single-bit Level Shifter Cell Count:
Multi-bit Level Shifter Cell Count:
                                                                                                                                                               0
0
0.00%
0
Multi-bit Isolation Cell Count:
Isolation Cell Banking Ratio:
Single-bit Level Shifter Cell Count:
Multi-bit Level Shifter Cell Count:
Level Shifter Cell Banking Ratio:
Single-bit ELS Cell Count:
Multi-bit ELS Cell Count:
ELS Cell Banking Ratio:
Sequential Cell Count:
Integrated Clock-Gating Cell Count:
Sequential Macro Cell Count:
Single-bit Sequential Cell Count:
Multi-bit Sequential Cell Count:
Sequential Cell Banking Ratio:
BitsPerflop:
Macro Count:
0
          Multi-bit Isolation Cell Count:
                                                                                                                                                                              0.00%
                                                                                                                                                                              0.00%
                                                                                                                                                                             0.00%
                                                                                                                                                                              1614
                                                                                                                                                                              0.00%
  Macro Count:
 Area
  Combinational Area:
                                                                                           17530.85
 Combinational Area:
Noncombinational Area:
Buf/Inv Area:
Total Buffer Area:
Total Inverter Area:
Macro/Black Box Area:
                                                                                           11191.23
2296.45
                                                                                              1313.92
                                                                                                 982.52
                                                                                                   0.00
 Net Area:
Net XLength:
Net YLength:
                                                                                        132284.76
141171.22
 Cell Area (netlist):
Cell Area (netlist and physical only):
                                                                                                                                        28722.08
                                                                                                                                       28722.08
 Net Length:
                                                                                         273455.98
```

Combinational Area:	17530.85	
Noncombinational Area:	11191.23	
Buf/Inv Area:	2296.45	
Total Buffer Area:	1313.92	
Total Inverter Area:	982.52	
Macro/Black Box Area:	0.00	
Net Area:	0	
Net XLength:	132284.76	
Net YLength:	141171.22	
Cell Area (netlist):		28722.08
Cell Area (netlist and phy	• •	28722.08
Net Length:	273455.98	
1		
Design Rules		
Total Number of Nets:	9052	
Nets with Violations:	0	
Max Trans Violations:	0	

Report_qor

icc2_shell> report_qor	de skrakrakrakrakrakrakrakrakrakrakra	k		
Report : qor	****	-		
Design : msrv32 top				
Version: T-2022.03-SP4				
Date : Fri Dec 8 18:08:44				

information: Timer using the	PK . (11M-0:	50)		
Scenario 'default'				
Timing Path Group 'clock'				
Levels of Logic:	44			
Critical Path Length: Critical Path Slack:	9.88 0.00			
	0.00			
Critical Path Clk Period:	10.00			
Total Negative Slack: No. of Violating Paths: Worst Hold Violation:	Θ			
Worst Hold Violation:	0.00			
Total Hold Violation:	0.00			
No. of Hold Violations:	0	_		
		-		
Cell Count				
Hierarchical Cell Count:	27	_		
Hierarchical Port Count:	4120			
Leaf Cell Count:	8683			
Buf/Inv Cell Count: Buf Cell Count:	1052 455			
Inv Cell Count:	597			
CT Buf/Inv Cell Count:	0			
	7069			
Single-bit Isolation Cell Multi-bit Isolation Cell				0
Isolation Cell Banking Ra				0.00%
a zootatzon oott banking na				
Multi-bit Isolation Cell Cour Isolation Cell Banking Ratio:			0 0.00%	
Single-bit Level Shifter Cell			0.00%	
Multi-bit Level Shifter Cell	Count:		0	
Level Shifter Cell Banking Ra Single-bit ELS Cell Count:	itio:		0.00% 0	
Multi-bit ELS Cell Count:			0	
ELS Cell Banking Ratio: Sequential Cell Count:	1614		0.00%	
Integrated Clock-Gating Cell			0	
Sequential Macro Cell Count:			0	
Single-bit Sequential Cell Co Multi-bit Sequential Cell Cou			1614 0	
Sequential Cell Banking Ratio			0.00%	
BitsPerflop:	0		1.00	
Macro Count:				
Area				
Continued Association	7500 05			
Combinational Area: 1 Noncombinational Area: 1	.7530.85 .1191.23			
Buf/Inv Area:	2296.45			
	1313.92 982.52			
Macro/Black Box Area:	0.00			
Net Area:	0			
	32284.76 31171.22			
Cell Area (netlist): Cell Area (netlist and physical	only):	28722.08 28722.08		
	3455.98	20722.00		
Design Rules				
Total Number of Nets:		9052		
Nets with Violations:		9052		
Max Trans Violations:		0		
Max Cap Violations:		0		
		-		

Report_utilization

```
{\tt Report : report\_utilization}
Design : msrv32_top
Version: T-2022.03-SP4
Date : Fri Dec 8 16:36:53 2023
Utilization Ratio:
                                         0.7520
Utilization options:
- Area calculation based on:

    Area calculation based on: site_row of block final_report_project
    Categories of objects excluded: hard_macros macro_keepouts soft_macros io_cells hard_blockages

                                         site_row of block final_report_project
Total Area:
                                         38196.0642
Total Capacity Area:
                                         38196.0642
Total Area of cells:
                                         28722.0842
Area of excluded objects:
- hard_macros :
- macro_keepouts :
                                         0.0000
                                        0.0000
- soft_macros :
- io_cells :
                                         0.0000
                                         0.0000

    hard_blockages

                                         0.0000
Utilization of site-rows with:
- Site 'unit':
                                          0.7520
0.7520
```

Check_route

```
Verify Summary:

Total number of nets = 9044, of which 0 are not extracted

Total number of open nets = 0, of which 0 are frozen

Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets

0 ports without pins of 0 cells connected to 0 nets

0 ports of 0 cover cells connected to 0 non-pg nets

Total number of DRCs = 0

Total number of antenna violations = no antenna rules defined

Total number of tie to rail violations = not checked

Total number of tie to rail directly violations = not checked
```

Report_design

```
icc2_shell> report_design
  Report : design
  Design: msrv32 top
  Version: T-2022.03-SP4
  Date : Fri Dec 8 16:39:27 2023
  Total number of std cells in library : 1025
  Total number of dont use lib cells : 80
  Total number of dont_touch lib cells : 80
  Total number of buffers
                                                              : 69
  Total number of inverters
                                                                              : 45
  Total number of flip-flops
                                                                                : 318
                                                                             : 36
  Total number of latches
  Total number of ICGs
                                                                              : 36
  Cell Instance Type Count
                                                              Area
  TOTAL LEAF CELLS 8683 28722.084
### Record Recor
                                                             28722.084
  Logic Hierarchies
                                                                                : 27
  Design Masters count
                                                                                : 162
  Total Flat nets count
                                                                                : 9052
  Total FloatingNets count
                                                                                : 8
  Total no of Ports
                                                                                : 241
  Number of Master Clocks in design
                                                                                : 1
  Number of Generated Clocks in design: 0
Design Masters count
                                                                           : 162
Total Flat nets count
Total FloatingNets count
                                                                                : 9052
                                                                              : 8
 Total no of Ports
                                                                             : 241
Number of Master Clocks in design
                                                                            : 1
Number of Generated Clocks in design: 0
Number of Path Groups in design : 7 (1 of them Non Default)
Number of Scan Chains in design
                                                                              : 0
List of Modes
                                                                              : default
List of Corners
                                                                               : default
List of Scenarios
                                                                               : default
                                                                           : 38196.064
Core Area
Chip Area
                                                                               : 40625.152
                                                                            : 38196.064
Total Site Row Area
Number of Blockages
                                                                            : 6
                                                                           : 191.370
Total area of Blockages
Number of Power Domains
                                                                               : 1
Number of Voltage Areas
                                                                             : 1
Number of Group Bounds
                                                                            : 0
Number of Exclusive MoveBounds
Number of Hard or Soft MoveBounds : 0

Number of Multibit C
Number of Multibit Registers
Number of Multibit LS/ISO Cells
                                                                             : 0
Number of Top Level RP Groups : 0
Number of Tech Layers
                                                                               : 71 (61 of them have unknown routing dir.)
 Total wire length
                                                                            : 216690.61 micron
 Total number of wires
                                                                               : 99446
 Total number of contacts
                                                                                : 102517
```

Report_congestion

icc2_shell> report_congestion

Report : congestion
Design : msrv32_top
Version: T-2022.03-SP4

Date : Fri Dec 8 16:39:48 2023

Layer Name	overflow total		verflow (# GRCs (%)	has max overflow
Both Dirs H routing V routing	1438 942 496	з ј	850	(4.01%) (5.84%) (2.18%)	2 4 2